Behavioral Analysis of Second Order Sigma-Delta Modulator for Low frequency Applications

Susmita S. Samanta$^1$, R.W. Jasutkar $^2$

$^1$(Department of Computer Science Engineering, G.H Raisoni College of Engineering, India)
$^2$(Department of Computer Science Engineering, G.H Raisoni College of Engineering, India)

Abstract: Switched capacitor (SC) based modulator is prone to various non-idealities; especially at the circuit designing stage where the integrator plays an important role and affects the overall performance of the sigma delta modulator. The non idealities take account of sampling jitter which includes the effect of switching circuitry, sampling noise. Opamp parameter include noise, finite dc gain, finite band width, slew rate, saturation voltage. Each non idealities is modeled mathematically and simulation is carried out in the MATLAB SIMULINK® environment with the help of sigma delta toolbox. The simulation analysis of each model is carried out individually. At last overall performance of the modulator with all nonidealities is carried out compared with the ideal modulator and satisfactory results were found out for second order sigma delta modulator for signal bandwidth of 4 KHz.

Keywords: Sigma Delta modulator ($\Sigma\Delta$), Behavioral Analysis, Switch Capacitor (SC), Genetic Algorithm (GA).

I. INTRODUCTION

Sigma delta modulator are exploited in various applications like wireless communication devices, consumer electronics, biomedical applications. The oversampling property of the sigma delta modulator employ coarse quantization enclosed in one or more feedback loops. By sampling at a frequency much higher than the signal bandwidth it is possible for the feedback loops to shape the quantization noise so that most of the noise power is shifted out of the signal band [1]. This is illustrated in fig.1

The out of band noise can then be attenuated with a digital filter. The degree to which the quantization noise can be attenuated depends on the order of the noise shaping and oversampling ratio. Sigma delta modulators are suitable for low frequency, high resolution applications, in keeping view of their linearity property, reduced requirement of the anti-aliasing filter, and its robustness. $\Sigma\Delta$ modulator allows high performance to achieve without effecting accuracy and speed with low sensitivity to analog component imperfections or component trimming.

$\Sigma\Delta$ modulators can be implemented either with continuous-time or with discrete-data techniques. The most popular approach is based on a discrete-data solution with switched capacitor (SC) implementation. As the technology is scaling down into a deep submicron level transistor sizing has become an issue. The fact that, SC $\Sigma\Delta$ modulators can be effectively realized in standard CMOS technology without any performance degradation. During the design phase of an SDM the noise-shaping transfer function is typically evaluated using a linear model. For a 1-bit quantizer, the noise transfer is highly non-linear and large differences between predicted and actual realized transfer can occur. The linear modeling is used to evaluate the performance of the sigma delta modulator through simulation [2]. Various criteria exits to evaluate the performance of the SMD.
Behavioral Analysis of Second Order Sigma-Delta Modulator for Low frequency Applications

In practice, a significant problem in the design of the sigma delta modulators is the estimation of their performance, since they are mixed signal non linear circuits. Due to the nonlinearity of the modulator loop the optimization of the performance has to be carried out with behavioral time domain analysis. For high performance accurate simulation of number of non idealities and eventually, comparison of performance of different architecture are needed in order to choose the best possible solution. A large set of parameters need to optimize so as to achieve the desired signal to noise ratio (SNR). Therefore, in this paper we present a complete set of SIMULINK models, which allow us to perform exhaustive time-domain behavioral analysis of any ΣΔ modulator taking into account most of the non-idealities, such as sampling jitter, kT/C noise and operational amplifier parameters (noise, finite dc gain, finite bandwidth, slew-rate (SR) and saturation voltages). The following sections describe in detail each of the models presented. Finally, simulation results, which demonstrate the validity of the models proposed, are provided. All the simulations were carried out on 2nd-order SC ΣΔ modulator architecture.

II. NON-IDEALITIES IN SMD

The block diagram of second order sigma delta modulator is shown in Fig.2. The modulator consist of input sampler, an integrator, a quantizer/comparator and feedback loop which consist of a digital to analog converter (DAC). Depending upon the number of the integrator the order of the modulator is decided. The integrator integrates the input signal over on each clock cycle, which operates a much higher frequency than the sampling frequency. This property of oversampling is being exploited in the sigma delta modulator. The integration of the pulse difference is linear over one clock cycle. The output of the integrator is then fed to the quantizer. The quantizer then digitized the input signal. The feedback path shifts the logic level of the input, so that it matches the logic level of the input.

The schematic of a first-order SC ΣΔ modulator is shown in Fig.3. The main nonidealities appearing in the SC circuitry, which should be considered for accurate modeling, are as follows:

- Clock jitter
- Switch thermal noise
- Operational amplifier noise
- Opamp DC gain
- Opamp Bandwidth (BW)
- Opamp slew rate (SR)

They will be thoroughly discussed in the following sections. The simulation environment will be done on the output samples in the time domain. The nonidealities mentioned above produce a deviation of the output samples from their ideal values.
SC depends on complete switching of the charge during each of the clock phase [5]. In fact, once the analog signal has been sampled, the SC circuit is a sampled data system where variations of the clock period have no direct effect on the circuit performance. Therefore, the effect of clock jitter on an SC circuit is completely described by computing its effect on the sampling of the input signal.

The clock jitter results in a non-uniform sampling time sequence and thus increases the total error power in the quantizer output. The magnitude of this error is a function of the statistical properties of the jitter and the input signal to the system. When the input is a sinusoidal, the error introduced by jitter can be modeled by

\[ x(t + \delta) - x(t) \approx 2\pi f_{in} \delta A \cos(2\pi f_{in} t) = \frac{\delta x(t)}{dt} \]  

The input sinusoidal signal is \( x(t) \), \( A \) is the amplitude of the signal. Frequency \( f_{in} \) is sampled at an instant which is in error by an amount \( \delta \) is given Eqn. (1). The input signal \( x(t) \) and its derivative \( (dx/dt) \) are continuous-time signals. They are sampled with sampling period \( T_S \) by a zero order hold. Here, we assumed that the sampling uncertainty \( \delta \) is a Gaussian random process \( n(t) \) with standard deviation \( \Delta t \). The signal \( n(t) \) is implemented starting from a sequence of random numbers with Gaussian distribution, zero mean, and unity standard deviation. Whether oversampling is helpful in reducing the error introduced by the jitter depends on the nature of the jitter. Since we assume the jitter white, the resultant error has uniform power-spectral density (PSD) from 0 to \( f_s/2 \). This effect can be simulated with SIMULINK® by using the model shown in Fig.4, which implements Eqn. (1).

![Fig.4 SIMULINK model for random clock jitter](image)

**IV. NOISE ON INTEGRATOR**

The most dominant noise sources affecting the operation of a switch capacitor of SMD are the resistance of the switches in the on state and the amplifier [6]. The total noise power of the circuit is the sum of the theoretical loop quantization noise power, the switch noise power and the op-amp noise power. These effects can be simulated with SIMULINK using “noisy” integrator model shown in Fig. 5. The variable \( a = C_s/C_I \) represents the integrator coefficient. The noise source like switches thermal noise and operational amplifier noise and its relevant model is described in the following sub-sections.

![Fig. 5 “Noisy” Integrator Model](image)

**A. Switches Thermal Noise**

The thermal noise associated to the sampling switches and the intrinsic noise of the operational amplifiers effects the operation of the modulator. According to Nyquist theorem the spectral density of noise at the terminals of a dipole passive depends only on the temperature and the real part of impedance of the dipole.
In a switched capacitor integrator switches operate in ohmic region, the noise power at their terminals is equal to:

$$E_{\text{ff}}^2 = \gamma(f)\Delta f = 4KTR\Delta f$$  \hspace{1cm} (2)

The noise due to switch on phases I and P is given by the Eqn. (3) and (4) respectively:

$$V_{\text{thP}}^2 = \frac{KT}{C_s} + \frac{C_f^2}{C_s^2}$$ \hspace{1cm} (3)

$$V_{\text{thI}}^2 = \frac{KT}{C_s} + \frac{KT}{C_r}$$ \hspace{1cm} (4)

$K$ is the Boltzmann constant and $T$ the absolute temperature in Kelvin. The equations (3) and (4) show that if we wishes to reduce the thermal noise power, then we must increase the

Fig. 6 Model of switches thermal noise

value of the sampling capacity $C_s$ \[7\]. Thus the total noise can be evaluated by the following equation:

$$e_T^2 = \frac{KT}{C_s}$$  \hspace{1cm} (5)

The switch thermal noise voltage $eT$ (usually called $kT/C$ noise) is then superimposed to the input voltage $x(t)$ leading to:

$$y(out) = [x(t) + e_t(t)]b = \left(x(t) + \sqrt{\frac{KT}{C_s}}n(t)\right)b$$ \hspace{1cm} (6)

where $n(t)$ denotes a Gaussian random process with unity standard deviation, while $b$ is the integrator gain Eqn. 6 is implemented by the model shown in Fig. 6.

B. Operational Amplifier Noise

The sources of noise present in an amplifier are generally two reasons for the thermal noise and noise in 1/f. For a MOS transistor in saturation, the voltage generator noise equivalent to the two sources is given by \[7\]:

$$S_{\text{En}} = 2^\frac{1}{2} kT g_m^{-1} + \left(\frac{K_f}{C_{ox} WL}\right)^{\frac{1}{2}}$$  \hspace{1cm} (7)

Fig. 7 shows the model used to simulate the effect of the operational amplifier noise.

Fig.7 SIMULINK model of Operational Amplifier Noise

Here, $Vn$ represents the total rms noise voltage referred to the op-amp input. Flicker (1/f) noise, wide-band thermal noise and the dc offset contribute to this value. The total op-amp noise power $(Vn)^2$ can be evaluated, through circuit simulation, on the circuit of Fig. 2 during phase $\Phi_2$, by adding the noise contributions of all the devices referred to the op-amp input and integrating the resulting value over the whole frequency spectrum.
V. NONIDEALITIES OF INTEGRATOR

Analog circuit implementations of the integrator deviate from this ideal behavior due to several non-ideal effects. One of the major causes of performance degradation in SC ΣΔ modulators, indeed, is due to incomplete transfer of charge in the SC integrators. This non-ideal effect is a consequence of the op-amp non-idealities, namely finite gain and BW, slew rate (SR) and saturation voltages. These will be considered separately in the following subsections. Fig. 8 shows the model of the real integrator including all the non-idealities.

A. DC Gain

The DC gain of the ideal integrator is infinite. In practice, the gain of the operational amplifier open loop $A_0$ is finite. This is reflected by the fact that a fraction of the previous sample out of the integrator is added to the sample input [8]. The model of a real integrator with an integrator delay is real considering the saturation op-amp, the gain over the finite bandwidth and slew-rate. The Z transfer function of a perfect integrator is given by:

$$H(z) = \frac{z^{-1}}{1-z^{-1}}$$

(8)

The transfer function of the real integrator becomes:

$$H(z) = \beta \frac{z^{-1}}{1-\alpha z^{-1}}$$

(9)

where $\alpha$ and $\beta$ are the integrator’s gain and leakage, respectively [9].

$$\alpha = \frac{A_0^{-1}}{A_0}$$

(10)

The limited gain at low frequencies increases the in-band noise.

B. Bandwidth and SR

The distortion limits the power effectively used by the system and its bandwidth. There are various reasons why a signal distorts. Regarding the harmonic distortion, it is mainly due to two factors of nonlinearity and slew-rate of the amplifiers

a) Nonlinearity of the amplifiers

Theoretically its transfer function is:

$$V_c = A \cdot V_e$$

(11)

$A$ is the amplification factor whose transfer function is approximated given by (12) [10].

$$A \cong \left( 1 + \alpha_1 |V_0| + \alpha_2 |V_0|^2 + \alpha_3 |V_0|^3 + \ldots \right)$$

(12)

Where ($\alpha_1, \alpha_2, \alpha_3, \ldots$) are the amplification factors parasites. Thus, for a pure sinusoidal signal of frequency $f$ in the input of the amplifier, we find the output of the amplifier, amplify the output signal with other parasitic elements and proportional to the frequency $f$, in this case we say that there is harmonic distortion, because this spectrum of frequencies $2f, 3f, \ldots$. The total harmonic distortion is the ratio of the sum of squared amplitudes of these signals on the amplitude of the fundamental.

b) Amplifier Slew Rate

For given constant amplitude, slew-rate characterizes the limit of the amplifier frequency (maximal speed). When a signal is changing more slowly than the maximal speed, the amplifier follows and reproduces faithfully the signal. But when the signal frequency increases (for constant amplitude), the amplifier distorts the output signal. In this case, in addition to the original signal, there are additional frequencies (harmonics). The
augmentation of the input signal frequency creates difficulty to the amplifier to restore the signal faithfully. For the amplifier responds linearly, it generally we define a maximum frequency above which the amplifier distorts the output signal. For a sinusoidal signal of amplitude $A$ pulsation $\omega$, this frequency is defined by

$$
\text{GBW} = 2\pi A f \leq \text{SR} \Rightarrow f = \frac{\text{SR}}{2\pi A} \quad (13)
$$

For a converter it is:

$$
f = \frac{1}{2\pi A^2 n} \quad (14)
$$

$T$ is the settling time, $\tau = 1/2\pi \text{GBW}$ and $n$ the resolution of the converter. In the case of a switched-capacitor integrator (the main constituent of a $\Sigma\Delta$ modulator) the maximum speed cause an error "settling error" on the output voltage of the integrator. Indeed, the finite width of the band and "slew-rate" of the amplifier are related and may occur in the switched-capacitor circuit transient response non-ideal operation, "slew-rate" producing each clock tick an incomplete charge transfer at the end of the integration period. The effect of the finite bandwidth and the slew-rate are related to each other and may be interpreted as a non-linear gain.

![SIMULINK model of second-order $\Sigma\Delta$ modulator](image)

Fig. 9 SIMULINK model of second-order $\Sigma\Delta$ modulator

**VI. SIMULATION RESULTS**

To validate the proposed model designed for various non-idealities, we perform various simulations on the SIMULINK model on the model shown in Fig.9. A minimum SNDR of 90dB is required for the low frequency biomedical applications. The simulation parameters used for simulation are summarized in Table I. Table II compares the total SNDR and the corresponding effective number of bits (ENOB) which is nothing but the maximum number of resolution can be obtained from the architecture.

<table>
<thead>
<tr>
<th>TABLE I</th>
<th>SIMULATION PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>Value</td>
</tr>
<tr>
<td>Signal Bandwidth</td>
<td>BW = 4Khz</td>
</tr>
<tr>
<td>Sampling frequency</td>
<td>$F_s = 1.008MHz$</td>
</tr>
<tr>
<td>Oversampling Ratio</td>
<td>$R = 126$</td>
</tr>
<tr>
<td>Sampling number</td>
<td>$N = 16384$</td>
</tr>
<tr>
<td>Integrator Gain</td>
<td>$b_1 = b_2 = 0.5$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TABLE II</th>
<th>SIMULATION RESULTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>2nd order $\Sigma\Delta$ Modulator Parameter</td>
<td>SNDR [dB]</td>
</tr>
<tr>
<td>Ideal</td>
<td>101.5</td>
</tr>
<tr>
<td>Sampling jitter ($\Delta \tau = 6\text{ns}$)</td>
<td>90.7</td>
</tr>
<tr>
<td>Switches ($kT/C$) noise ($C_s = 6\text{pF}$)</td>
<td>89.5</td>
</tr>
<tr>
<td>Finite bandwidth (GBW = 8.6MHz)</td>
<td>92.4</td>
</tr>
<tr>
<td>Slew Rate (SR = 16V/µs)</td>
<td>90.4</td>
</tr>
<tr>
<td>Saturation Voltages ($V_{\text{max}} = \pm 5V$)</td>
<td>89.4</td>
</tr>
</tbody>
</table>
Behavioral Analysis of Second Order Sigma-Delta Modulator for Low frequency Applications
VII. CONCLUSION

In this paper a modeling of second order sigma delta modulator is studied with various nonidealities of the modulator like operational amplifier noise, thermal noise, finite DC gain and comparison of ideal and non ideal SMD has also been done. The experimental results show that, SMD which is presented here have similarity with the ideal modulator. The performance of the second order ΣΔ modulator can be further being improved with the help of evolutionary algorithms like genetic algorithm (GA). Future work can be done with modeling of the SMD with GA.

REFERENCES

Behavioral Analysis of Second Order Sigma-Delta Modulator for Low frequency Applications


