

Performance Analysis of Low Power Bypassing-Based Multiplier

¹Anupa.S.Kavale, ²Asst.Prof. Dinesh Rotake, ³Asst.Prof. M. M. Mahajan

Abstract: In the recent year growth of the portable electronics is forcing the designers to optimize the existing design for better performance. Multiplication is the most commonly used arithmetic operation in various applications like, DSP processor, math processor and in various scientific applications. In this paper a low power bypassing -based multiplier design is present, in which reduction in power is to be achieved in changed partial products of column bypassing multiplier as compared to column bypassing multiplier by exchange NOR gates with AND gates in the conventional multiplier I.e. in the design of conventional multiplier rather than AND gate, NOR gate is employed victimization DeMorgan's theorem. Compare with 32×32 bits typical (parallel array) multiplier and column bypassing multiplier, this planned system consume less power.

Keywords: changed column bypassing multiplier, conventional multiplier.

I. INTRODUCTION

Multiplication is a necessary operation in DSP application. For the multiplication of 2 unsigned n-bit numbers, the number $A = a_{n-1} a_{n-2} \dots a_0$ and also the multiplier factor, $B = b_{n-1} b_{n-2} \dots b_0$ the product, $P = P_{2n-1} P_{2n-2} \dots P_0$ is depicted as the following equation:


$$P = P_{2n-1} P_{2n-2} \dots P_0 = \sum_{i=0}^{n-1} \sum_{j=0}^{n-1} (a_i b_j) 2^{i+j}$$


To achieve the superior demand in DSP application, the structure of parallel array multiplier factor is wide used and also the typical implementation of such Associate in nursing array multiplier factor is Braun style. In $n \times n$ Braun multiplier [1], the multiplier factor array consists of $(n-1)$ rows of carry-save adders (CSAs) and a $(n-1)$ bit ripple carry adder within the last row, within which every row contains $(n-1)$ Full adders (FAs). Multipliers square measure one among the foremost necessary arithmetic units in microprocessors and additionally a significant supply of power dissipation. Reducing the facility dissipation of multipliers is essential to satisfy the general power budget of varied digital circuits and system. Power consumed by multipliers is lowered at numerous levels of the planning hierarchy, from algorithmic rule to architectures to circuits, and devices.

II. PRELIMINARIES

A. Parallel Array Multiplier (Braun Multiplier)

Multiplier factor circuit relies on add and shift algorithmic rule. Every partial product is generated by the multiplication of the number with one multiplier factor bit. The partial product square measure shifted in line with their bit orders so else. The addition may be performed with traditional carry propagated adder. $N-1$ adders square measure needed wherever N is that the multiplier factor length. The implementation of parallel array multiplier factor is additionally known as Braun design [5] as shown in figure 1(b).





(b)
Figure 1: (a) multiplier array, (b) Braun design

B. Low Power Bypassing Based Multiplier

• **Column bypassing multiplier:**

For a low-power column-bypassing multiplier[3], the addition operations in the $(i+1)$ th column can be bypassed if the bit, a_i in the multiplicand is 0. In the multiplier design shown in Fig(2), the modified FA is simpler than that in the row bypassing multiplier. Each modified FA in the CSA array is only attached by two tri-state buffers and one 2-to-1 multiplexer. As the bit, a_i , in the multiplicand is 0, their inputs in the $(i+1)$ th column will be disabled and the carry output in the column must be set to be 0 to produce the correct output. Hence, the protecting process can be done by adding an AND gate at the outputs of the last row of CSAs.

The column bypassing multiplier (CBM) only needs two tri-state gates and one multiplexer in a adder cell. When y_j is 0 then the corresponding diagonal cells are functioning unnecessarily. In all these cells the partial products $x_i \times y_j$ and the carry inputs are zero for $i = 0, 1, \dots, n-1$ and this chain does not contribute to the formation of the product. Consequently, the sum output of the above cell can bypass this unimportant diagonal with the use of transmission gates. To achieve all of the above we can replace the Full Adder cell shown in —Figure 2(a) with the cell in —Figure 2(b) called the Full Adder Bypassing (FAB) cell. The transmission gates in the FAB cell lock the inputs of the full adder to prevent any transitions when $y = 0$, and a multiplexer propagates the sum input to the sum output. When $y = 1$, the sum output of the full adder is passed.




Figure 2: column bypassing multiplier




Fig2: (a)

Fig2: (b)

• **Multiplier Design**

The column bypassing multiplier is shown in Fig (1). Note that we only need two tri-state gates and one multiplexer in a modified adder cell. If $a_j=0$, the FA will be disabled. We do not need a tri-state gate for the carry input ($C_{i-1, j}$), and the reason is given as follows. For a Braun multiplier, there are only two inputs for each FA in the first row (i.e. row 0). Therefore, when $a_j=0$, the two inputs of FA0, j are disabled, and thus its output carry bit will not be changed. In the bottom of the CSA array, we need to set the carry outputs to be 0. Otherwise, the corresponding FAs may not produce the correct outputs since their inputs are disabled. This is done by adding an AND gate at the outputs of the last-row CSA adders. To understand the column bypassing technique, let's take an example of 4×4 multiplication as shown in Figure 2(c), which executes 1010×1111 .




Fig 2(c): Multiplication in column bypassing

It can be verified that, for FAs in the first and third diagonals, two out of the three input bits are 0: the 'carry' bit from its upper right FA, and the partial product $a_i b_j$ (note that $a_0=a_2=0$). As a result, the output carry bit of such an FA is 0, and the output sum bit is simply equal to the third bit, which is the 'sum' output of its upper FA.

III. THE PROPOSED DESIGN

• **Modified column bypassing multiplier:**

We propose a multiplier design in which partial products of column bypassing multiplier is modified. In the column bypassing multiplier, column can be disabled if the corresponding bit in the multiplicand is 0. There are two advantages to this approach. First, it eliminates the extra correcting circuit as shown in Fig. 2. Secondly, the modified FA is simpler than that used in the row-bypassing multiplier [2]. In the Proposed multiplier design instead of using AND gates we used NOR gates. The basic process of binary array multiplication involves the AND operation of multiplicand and multiplier bits and subsequent addition. NOR gates are used instead of AND in accordance with the De Morgan's Law: $A.B = (A' + B)'$

• **Hardware Modification:**

To design 4×4 bit multiplier we have a tendency to need sixteen AND gates, of that every AND gate consists of 6 transistor. a similar hardware will be replaced by NOR gate that consists of solely four transistors. This reduction in hardware results into less power consumption.




Figure 3: the circuit of CMOS AND gate and CMOS NOR gate.

Thus, for a $m \times n$ multiplier factor, the projected technique introduces $m + n$ further inverters beside dynamic $m \times n$ AND gates to $m \times n$ NOR gates, effectively saving $(m \times n - (m + n))$ inverters or $2 \times (m \times n - (m + n))$ transistors. Figure (3) shows projected multiplier factor style with the replacement of AND gate with a NOR gate in partial product of column bypassing multiplier, ensuing into demand of less no. of transistor than the traditional style. The inputs are given in inverted form I.e. using NOT gate as shown in table I below:

Table I: Circuit Analysis of hardware modified for 32 bit multiplier

	No. of AND gates(n^2)	No of transistors	No of NOR and NOT gates(n^2)	No of transistors for	
				NOR gate	NOT gate
For 32-bit multiplication	$32^2=1024$	$1024 \times 6=6144$	1024 & 64	$1024 \times 4=4096$	$64 \times 2=128$
Total transistor		6144		$4096+128=4224$	

IV.RESULT

The performance analysis has been carried out on the proposed multiplier by performing simulations on Quartus II(8.1) and compared with the existing multipliers i.e Braun multiplier and column bypassing multiplier. Simulations are performed for 32×32 bit multiplier. Results shown in figure 4,5,6 are for particular inputs $22222222 \times FFFFFFFF$. Similar result can also be obtain for other inputs. The power analysis and actual time is listed in Table II.




Figure 4: simulation and power analysis of 32x 32 bit Braun multiplier




Figure 5: Simulation result and power analysis of 32x 32 bit column bypassing multiplier




Figure 6: Simulation result and power analysis of 32x 32 bit modified column bypassing multiplier (Proposed design)

Comparison between Power and Actual time of three different multiplier

Table II: power comparison between Braun, column-bypassing and modified column-bypassing multiplier

Multipliers	Power	Actual Time
Braun multiplier	124.65mW	70.56nS
Column-bypassing multiplier	108.26mW	69.72nS
Modi-column-bypassing multiplier	93.52mW	62.52nS

IV. CONCLUSION

In this paper, a new approach for the design of partial product in column bypassing multiplier has been suggested. AND gates in the existing designs have been replaced with NOR gates. Where inputs are given in the inverted form. Results of simulation and power analysis show that the proposed (modified column bypassing) multiplier performs better than the existing system.

V. REFERENCES

- [1]. Jin-Tai Yan, Zhi-Wei Chen, "Low-Cost Low-Power Bypassing-Based Multiplier Design", 978-1-4244-5309-2/10/\$26.00 ©2010 IEEE
- [2]. J. T. Yan and Z. W. Chen, "Low-power multiplier design with row and column bypassing," IEEE International SOC Conference, pp.227-230, 2009.
- [3]. M. C. Wen, S. J. Wang and Y. M. Lin, "Low power parallel multiplier with column bypassing," IEEE International Symposium on Circuits and Systems, pp.1638-1641, 2005.
- [4]. J. Ohban, V. G. Moshnyaga, and K. Inoue, "Multiplier energy reduction through bypassing of partial products," IEEE Asia-Pacific Conference on Circuits and Systems, pp.13-17, 2002.
- [5]. J. Ohban, V. G. Moshnyaga, and K. Inoue, "Multiplier energy reduction through bypassing of partial products," IEEE Asia-Pacific Conference on Circuits and Systems, pp.13-17, 2002.
- [6]. J. Choi, J. Jeon and K. Choi, "Power minimization of functional units by partially guarded computation," International Symposium on Low-power Electronics and Design, pp.131-136, 2000
- [7]. T. Nishitani, "Micro-programmable DSP chip," 14th Workshop on Circuits and Systems, pp.279-280, 2001.
- [8]. T. Ahn and K. Choi, "dynamic operand interchange for low power," Electronics Letters, Vol. 33, no. 25, pp.2118-2120, 1997.
- [9]. A. Wu, "High performance adder cell for low power pipelined multiplier," IEEE International Symposium on Circuits and Systems, pp.57-60, 1996.
- [10]. V. G. Moshnyaga and K. Tamaru, "A comparative study of switching activity reduction techniques for design of lowpower multipliers," IEEE International Symposium on Circuits and Systems, pp.1560-1563, 1995.

\