

Design of BIST with Low Power Test Pattern Generator

V.Kirthi¹, Dr.G.Mamatha Samson²

¹(*Digital Electronics & Communication systems, G.Narayanamma Institute of Technology & Science (for women), Hyderabad, India.*)

²(*Electronics & Communication Engineering, G.Narayanamma Institute of Technology & Science (for women), Hyderabad, India*)

ABSTRACT: *In this paper, low power built-in self test (BIST) is implemented for 32 bit Vedic multiplier. The objective of this work is to reduce power dissipation in BIST with increased fault coverage. Various methods of pattern generation are compared keeping in view of power consumption. In this test pattern generation the seed value is changed every 2^m cycles. For this purpose m bit binary counter & gray code generator is used. Signature analysis is done with the help of Multiple input Signature Register (MISR). The signature of MISR will indicate whether the circuit under test (CUT) i.e Vedic multiplier is faulty or not. The results are tabulated and compared. From the implementation results, the low power BIST shows better power reduction than other methods. Simulation is carried out in Xilinx ISE and the design is implemented using Vertex 5 Field Programmable Gate Array (FPGA).*

Keywords- *Vedic multiplier, Test Pattern Generation, MISR, CUT*

I. Introduction

The main challenging areas in VLSI are performance, cost, testing, area, reliability and power. The demand for portable computing devices and communication system are increasing rapidly. These applications require low power dissipation. The main aim of these devices is to reduce the power dissipation with high fault coverage. Generally power dissipation of a system in test mode is more than in normal mode.

Testing of integrated circuits is important to ensure high level of quality in products. The Built-In-Self-Test (BIST) is one of most popular test solutions to test the embedded cores. Test pattern generation is vital in any BIST circuit. Since off-chip communication between the FPGA and a processor is bound to be slower than on chip communication and in order to minimize the time required for adjustment of the parameters, the built in self test approach is proposed for this method.

Review Of Previous Work

For Test Pattern Generation, Chakrabarty et.al, proposed a deterministic Built-in Test Pattern Generation using Twisted –Ring Counters (TRC). It embeds a precomputed deterministic test set for the circuit under test (CUT) in a short test sequence produced by TRC. The patterns derived from the seeds are applied test-per-clock to the circuit under test. This is a combination of BIST with external slow testers[1].

R.S.Katti et.al, proposed a multiple output low power LFSR that produces the output of several clock cycles of a serial LFSR at once. This allows for a reduction in the power-supply voltage [3].

Sybille Hellebrand et.al, proposed pattern generation for a deterministic BIST scheme in which it targets test-per-scan architecture combining pseudo random and deterministic BIST. The amount of bits to be stored is reduced compared to others by 1-30% [9].

Y.Zorian et.al, proposed a distributed BIST control scheme for complex VLSI circuits in which a generic BIST scheduling process and BIST control architecture is presented. The control architecture provides an autonomus BIST activation and a diagnostic capability to identify failed blocks [13].

II. BIST Approach

BIST is a design for testability (DFT) technique in which testing is carried out using built in hardware features. Since testing is built into the hardware, it is faster and efficient. BIST techniques are aimed at overcoming the problems and limitation of external testing. Here additional circuitry is placed on the chip to facilitate testing of internal modules and hence access to internal points is easy. Further testing can be done at the normal operating speed. With advances in integration the costs of putting extra circuitry on chip is decreasing, making BIST an attractive and feasible alternative to external testing. At system level, BIST is a low cost test solution.




Figure1: BIST basic block diagram

The generic BIST is shown in Fig. 1. BIST solution consists of several blocks given below .

- a) Circuit under test(CUT) : It is the portion of the circuit tested in BIST mode. It can be combinational, sequential or a memory.
- b) Test pattern Generator(TPG) : This is a circuit to be tested, a way to compress those results & way to analyze them. It generates the test patterns for CUT. Here a Linear feedback shift register is used to generate patterns. Patterns are generated in pseudo random fashion.
- c) Test controller: It controls the test execution. It provides the control signal to activate all blocks. If control signal is 0, then BIST is said to be in test mode & if 1, normal mode.
- d) Response Analyzer: It acts as a comparator with stored responses. Compares the test output with the stored response and shows whether the chip passes or fails the test.

III. Design Of LFSR

BIST architecture is based on Linear feedback shift register whose input bit is logic function of its previous state. An LFSR basically consists of an interconnection of D-flip-flops, XOR gates, forming a shift register with feedback. Mainly LFSR's are used for pseudo random generation such as TPG's, ATPG, code convolution techniques. The initial value of LFSR is called seed value. This seed value is always represented in Galois field format or normal binary format also called characteristic polynomial expression of a unit. The initial value of LFSR should be non zero value i.e any one of the bit should be high. If it is zero value then LFSR will be in zero lock state where it produces only zero value to all the clock pulses. The selection of characteristic polynomial is based on the number of faults to be covered.




Figure 2 The division type LFSR with polynomial x^4+x^3+1

IV. Implementation of Different Test Pattern Generators

Before the overall design is synthesized, the four LFSR based test pattern generations is incorporated into CUT. There are different test pattern generators. They are

- A. LFSR Type I
- B. LFSR Type II
- C. Multiple polynomial
- D. Cellular Automaton LFSR

All these circuits are described in Verilog HDL and implemented on Vertex 5 FPGA.

A.LFSR Type I:

LFSR type I is commonly used TPG and is called 'External LFSR'. It consists of D flip flops and XOR gates. The XOR gates are in external feedback. LFSR can cycle through 2^{n-1} distinct states, all zero state is omitted. LFSR type I is shown in Fig 3.




Figure 3 LFSR Type I

B.LFSR Type II:

LFSR type II is called ‘Internal LFSR’. It has the linear elements interspersed between flip flops. There are n flip-flops, so it is called an n-stage LFSR. LFSR can cycle through 2^{n-1} distinct states, all zero state is omitted. The main difference between LFSR type I & type II is that in type I the XOR gates are in external feedback and in type II the XOR gates are internal i.e in between the flip-flops.




Figure 4: LFSR Type II

C. Multiple polynomial:

Multiple polynomial LFSR can change characteristic polynomial in determined time. Here a decoding logic is present and its input bits are given to three AND gates. Using this different seed values are generated. This decoding logic is used to select the particular pattern in a row of patterns. Circuit for Multiple polynomial is shown in Fig 5.




Figure 5 Multiple polynomial LFSR

D. Cellular Automaton LFSR:

Cellular Automaton (CA) consists of cells. Each cell is build from memory element (Flip-flop) and combinational element. Input to the combinational part of cell is driven from neighboring cells and the cell itself. It will generate all 2^{n-1} patterns for an n cell CA. The all zero pattern is not generated by the CA, just like

an LFSR, without adding additional hardware. CA is used in the pattern generator and response analyser. LFSRs are more popular because of their compact and simple design. Cellular Automaton LFSR are more complex to design but provide patterns with higher randomness.




Figure 6 Cellular automaton

V. Latest Method

In this section BIST is designed using the low power Test Pattern Generator as shown in the BIST block diagram in Fig 1. Several blocks i.e Circuit Under test, Response Analyser are been discussed.

A. Low power Test Pattern Generator:

Here a Linear feedback shift register is used for generating test patterns with reduced switching activities. The LP-TPG consists of m bit counter, gray code generator, LP-LFSR, NOR gate structure and XOR gate as shown in Fig. 7. The m bit counter is initialized with zeros, which generates 2^m test patterns. Counter and gray code generator are synchronized with common clock.




Figure 7 Low Power Test Pattern Generator

When counter output is all zero pattern, NOR gate output is one. Only when the NOR gate output is one, the clock signal is applied to activate the LP-LFSR to generate the next seed. This seed and the output sequence from the gray code generator are exclusive OR ed to generate the final output. This effectively reduces the switching activities which results in low power. For every 2^m clock cycles the seed value is changed and here no decoding logic is used. Also the selection of polynomial depends on number of faults to be covered which is not the case for other existing methods. So fault coverage is high and high randomness is introduced.

B. Circuit under test:

This work mainly evaluates the speed and power of Vedic Multiplier with latest type of BIST and compares with those built with other types of BIST. In this paper a 16*16 Vedic multiplier is designed. Adders are used to perform the addition of bits and generates the final output.




Figure 8: 16*16 Vedic Multiplier

Algorithm for Vedic multiplier:

The algorithm for N*N bit Vedic multiplier is given below[6]:

Consider for any number of bits in input, let the multiplication of two N-bit binary numbers (where N=1,2,3...N) A and B where $A = A_N...A_3,A_2,A_1$ and $B = B_N...B_3,B_2,B_1$. The final multiplication result will be N+N bits as $S=S_{(N+N)}...S_3,S_2,S_1$.

Step1: Divide the multiplicand A and multiplier B into two equal parts each consisting of $[N$ to $(N/2)+1]$ bits and $[N/2$ to $1]$ bits, respectively where first part represents MSB and other is LSB.

Step2: Now represent parts of A as A_M and A_L . So that $A = \{A_M A_L\}$. B as B_M and B_L . So that $B = \{B_M B_L\}$.

Step3: Using the Vedic multiplication fundamentals, taking 4 bits at a time and 4 multiplier blocks, multiplication operation is performed.

Step4: The outputs of $[(N/2)*(N/2)]$ bits are added (i.e 8*8 bits for a 16 bit multiplier) accordingly to obtain the final output. For a 16*16 multiplier, 3 ripple carry adders are used.

C. Response Analyser:

A response analyzer is a comparator with stored responses or an LFSR used as signature analyzer. It analyses the value sequence on primary output and compares it with expected output. Signature analysis is done with the help of multiple input signature register (MISR). Here we assume that the CUT has n outputs. It is seen that this circuit operates as n single-input signature analyzers. An n-stage MISR has the property that the parity over all the bits in the input streams equals the parity of the final signature. After 16 clock cycles the seed value is changed. The signature of MISR will indicate whether the circuit under test i.e Vedic multiplier is faulty or not.

The polynomial used in the BIST is given as $P^*(x) = x^{31} + x^{29} + x^{28} + x^{20} + x^{18} + x^{16} + x^{13} + x^9 + x^7 + x^4 + x^3 + x^2$ & $G(x) = 000000000000101$. The input sequence can be represented by the polynomial $G(x)$ and the output sequence by $Q(x)$. The highest degree of polynomials $G(x)$ and $Q(x)$ correspond, respectively, to the first input bit to enter the LFSR and the first output bit produced n clock periods later, and where n is the degree of the LFSR. If the initial state of the LFSR is all 1s, let the final state of the LFSR be represented by the polynomial $R(x)$. Then it can be shown that these polynomials are related by the equation [5]

$$G(x)/P^*(x) = Q(x) + \{R(x)/P^*(x)\}$$

Where $P^*(x)$ is the reciprocal characteristic polynomial of the LFSR. Hence an LFSR carries out (polynomial) division on the input stream by the characteristic polynomial, producing an output stream corresponding to the quotient $Q(x)$ and a remainder $R(x)$. Fig 9(a) shows the 32 bit multiple input signature register $P^*(x) = x^{31} + x^{29} + x^{28} + x^{20} + x^{18} + x^{16} + x^{13} + x^9 + x^7 + x^4 + x^3 + x^2$ and $G(x)$ is taken as 000000000000101 (16 bits) which is the input sequence given. Fig 9(b) shows a simulation of the processing of this input by the LFSR.




Figure 9(a) Multiple Input Signature Register

Time	Input Stream	Register contents					Output Stream
		1	2	3	4	5	
0	1010000000000000	0	0	0	0	0	← Initial state
1	1010000000000000	0	0	0	0	0	
2	1010000000000000	0	0	0	0	0	
3	1010000000000000	0	0	0	0	0	
4	1010000000000000	0	0	0	0	0	
5	1010000000000000	0	0	0	0	0	
6	1010000000000000	0	0	0	0	0	0
7	1010000000000000	0	0	0	0	0	00
8	1010000000000000	0	0	0	0	0	000
.
.
.
14	10	1	0	0	0	0	000000000
15	1	0	1	0	0	0	000000000
16		1	0	1	0	0	000000000

⏟
⏟
 Remainder R(x) Quotient Q(x)

Figure 9(b): Polynomial Division

Remainder $R(x) = 1+x^2$ and $Q(x) = 0$. To check this result we have performed this polynomial division in the Matlab using the function 'deconv'. As it is shown in Fig 9(c) , 'a' and 'b' are inputs where 'a' is the signature and 'b' is the polynomial. Outputs are 'q','r'. 'q' is the quotient and 'r' is the remainder.




Figure 9(c): Polynomial division in Matlab

Table 1 Estimation of different values of latest method


PARAMETER	VALUE
Device logic	0.07 mw
Clock	2 mw
I/O power	1.22 mw
Total power	222 mw

The comparison of LFSR techniques based on the several parameters is given below

Table 2 Comparison of power consumption

	LFSRmux (Latest method)	LFSR type I	LFSR type II	multiple polynomial	Cellular automaton
Power	222mW	384mW	278mw	278mw	278mw
Switching activities	17	31	23	34	42
Fault coverage (for 16 cycles)	16*P	P	P	P	P

Where P is the probable faults that can be found in 16 cycles with same starting seed. The comparison of LFSR techniques based on the power consumption is given above. From the table1 LFSR mux is the latest method. It can be observed that the power consumption for the latest method is 222mW. When compared with the other existing methods, the power consumption for the latest method is much reduced. Because of less switching activity the fault coverage is also higher than other methods.



VII. Conclusions

In this paper a low power Test Pattern Generator has been incorporated in BIST developed for Vedic multiplier. The switching activities are reduced in the test pattern generation. Fault coverage is increased by the maximum number of clock cycles of the binary counter. The power consumption of different test pattern generation techniques has been found out and compared with the latest method. BIST is implemented for low power test pattern generator i.e, Vedic multiplier in the latest method. It is observed that the power consumption is reduced along with increased fault coverage when compared to other implementations.

References

- [1]. Chakrabarty, et. al, "Deterministic Built-in Test Pattern Generation for High Performance Circuits Using Twisted-Ring Counters," IEEE Trans. of VLSI system, Vol. 8, No.5, pp. 633-636, Oct 2000.
- [2]. Hakmi A. W , "Programmable deterministic built-in self test", IEEE international Test Conference OAI (ITC), Nov 2007.
- [3]. Katti R.S , Ruan X.Y, and Khattri.H , "Multiple Output Low-Power Linear Feedback Shift Register Design,"IEEE Trans.circuits & Systems .I,Vol.53,No.7,pp-1487- 1495,July 2006.
- [4]. Mehrdad Nourani, "Low-transition test pattern generation for BIST-based applications", IEEE transactions onComputers, Vol 57, No.3,2008.
- [5]. Miron Abramovici, "Design for testability", revised edition, Nov 1997.
- [6]. Poornima M, "Implementation of multiplier using vedic algorithm", International journal of innovative technol--ogy & exploring engineering (IJITEE) Vol-2,issue-6,May 2013.
- [7]. Roth C.H "Digital System Design Using VHDL" PWS publishing Company, 1998.
- [8]. Samir Palnithkar , "A guide to digital design & synthesis" , 2nd edition.
- [9]. Sybille Hellebrand , "Pattern Generation for a Deterministic BIST Scheme", ACM IEEE on CAD 95 (ICCAD- 95), San Jose, Nov 1995.

- [10]. Voyiatzis.I, Paschalis.A, Nikolos.D, and Halatsis.C, “ An efficient built-in self test method for robust path delay fault testing,” *Journal of electronics testing: Theory and applications* Vol.8, No.2 pp.219-222,1996.
- [11]. Wang.S & Gupta S.K, “DS-a BIST TPG for low switching activity”, *IEEE Trans.Computer aided design of integrated circuits and systems*, Vol.21,No.7,pp.842-851,2002.
- [12]. Wang.X.M, S.C.Lei, J.Guo, L.Cao, Z.Y.Liu, “SACSR: A low power BIST method for sequential circuits”, *Academic journal of XI'AN jiatong university (English version)*, Vol.20, no.3, pp.155-159,2008.
- [13]. Zorian.Y, “ A Distributed BIST control Scheme for complex VLSI devices,” *Proc. VLSI test Symp*,pp.4-s9,1993.
- [14]. Kavitha.A, Seetharaman.G, “Design of low power TPG using LP-LFSR” *IEEE Third International Conference on Intelligent Systems Modelling and Simulation 2012*, DOI 10.1109/ISMS.2012.94.(Base paper).