# High Performance Design Analysis of DG MOSFET Using High Dielectric Permittivity

Rajesh Kumar<sup>1</sup>, Rajesh Mehra<sup>2</sup> (ECE, NITTR Chandigarh, India)

<sup>2</sup>(ECE, NITTTR Chandigarh, India)

**Abstract:** The Evolution of Silicon Technology in the Semiconductor Industry is Prevalent . However, as the technology is scaled down to nanometer regime, there is susequent degradation in MOSFET Characteristics. In this Paper, Comparative Analysis of Proposed DG MOSFET device with previous Model was done using Highk Dielectric material and conventional Bulk SiO<sub>2</sub> to investigate the various performance characteristics like Threshold Voltage, DIBL, Sub-threshold Voltage and Leakage (OFF) current using COGENDA VTCAD Simulator. We have observed that the Proposed DG MOSFET model is quite effective in reducing Sub-threshold Slope(SS), Leakage current and obtaining optimum value of DIBL. It is observed that using proposed model there is significant reduction in Leakage current about 100% in HfO2 and 94% in ZrO2 with  $L_G= 25nm$  as compared to previous model. In case of  $L_G= 13nm$ , there is 16% and 23% reduction in leakage current is achieved. Also ,Sub-threshold slope reduces by almost 14% with respect to all gate eletrodes as compared to previous model.

Keywords: Dielectric, High-k, MOSFET, Scaling, SCEs, Leakage, DIBL, SS

## I. Introduction

CMOS Technologies have been advancing faster day by day. With the Passage of time, the requirement for faster, cheap and low power devices is becoming the important factors for achieving high efficiency. Another important factor is cost of IC Manufacturing [1]. The rapid decrease in price of ICs has activated new applications and semiconductor devices. The most important factor that speeds up the era of electronics is "miniaturization". By decreasing the size of transistors and interconnects, more circuits can be fabricated on small silicon wafer. So, circuit becomes cheaper. Miniaturization plays an important role in the improvement of speed and power consumption. Reducing the length of channel has many serious side-effects [2] .Such as subsequent decrease in threshold voltage, increase in speed, size reduction, decrease in capacitive effect and low power dissipation as well. Different technology generations are 180nm, 90nm, 60nm, 45nm 32nm and further reduction in gate length .Scaling which is usually recommended to achieve better device performance and very high integration density [3]. But however, the major drawback about development of silicon technology is side-effects of continuous reduction of dimensions of devices. Due to decrease in channel length, leakage current and short channel effects (SCEs) becomes a vital factor that continuously degrades the performance of device [4].

## II. Short Channel Effects

To enhance device performance and speed, Scaling have been focused to a larger extent in MOSFET. However as the channel shrinks [5], the controllability of the gate over the channel depletion region reduces to a greater effect due to the increased charge sharing from corresponding source and drain depletion regions. SCEs gave rise to several serious problems including the dependence of threshold voltage over channel length. The main drawback of SCEs is Leakage current and decrease in threshold voltage. However, SCEs also degrades the controllability of gate voltage over drain current which in turn affects the sub-threshold Slope contributing the drain leakage current. This particular degradation has been demonstrated as charge sharing by the gate and drain electric fields in the channel depletion layer in Poon and Yau's Model [6] which is also known to be first SCE model. There are various SCEs in MOSFETs. In this paper, following SCEs has been discussed and analyzed:

## 1.1 Theshold Voltage

The Drain to Source current in the MOSFET can be defind as given in equation (1) for  $V_{GS} < V_{th}$ . The equation clearly depicts the dependence of drain or leakage current [7] on  $V_{th}$  and  $\eta$ .

$$I_{DS}=100\left(\frac{W}{L}\right)e^{q(V_{GS}-V_{th})/\eta KT}$$
(1)

Where  $V_{GS}$ = Gate to Source Voltage,  $V_{th}$ =Threshold Voltage,  $I_{DS}$ =Drain to source Leakage current, T=temperature, W=Width, L=length of Gate. To reduce Leakage current there are two ways: one is to increase

Threshold voltage and other is to operate transistor at lower temperature which is very rarely used as due to high cost of cooling. However threshold voltage is increased to some extent by increasing Work function as depicted by equation (2) given below for an n-channel MOSFET [8]:

$$V_{\rm th} = \varphi_{\rm MS} - \frac{Q_{SS}}{C_{oX}} + 2\varphi_{\rm F} + \frac{qN_a X_{d\,\rm max}}{C_{ox}}$$
(2)

Where  $\phi_{MS}$  is the work function difference between the gate and the channel ,  $Q_{ss}$  is the surface state charge of

the channel, Cox is the gate capacitance and equal to  $\frac{\mathcal{E}_{ox}\mathcal{E}_o}{t_{ox}}$ , here  $t_{ox}$  is the gate oxide thickness.  $\phi_F$  is the

Fermi potential, equal to  $\frac{KT}{q} \ln \frac{(N_a)}{n_i}$ , where N<sub>a</sub> is the channel doping concentration, X<sub>dmax</sub> is the maximum

depletion width. Threshold Voltage can be found out by constant current method. In this method First of all We calculate the difference  $\Delta V_T$  between the gate voltage  $V_{G1}$  and  $V_{G2}$  corresponding to two different drain voltage  $V_{d1}$  and  $V_{d2}$  for some constant current  $I_{DS}$  at the linear portion of the  $I_{DS}$ - $V_{GS}$  Curve characteristics.

#### 2.2 Drain Induced Barrier Lowering (DIBL)

In Case of long-channel MOSFETs gate has control over the channel and contributes for most of its charge. Also, For the weak inversion regime [9] there is presence of potential barrier between source and the channel region. The height of this barrier is indicates balance between drift and diffusion current between the two regions. However, the barrier height for carriers of channel should be controlled by the subsequent gate voltage to maximize ON Current. The DIBL effect came into existence when this barrier height decreases due to Short channel effect after the use of high drain voltage. This increase the quantity of carriers into the channel from the corresponding source thus consequently increase drain OFF current. So, the drain current is now not only controlled by the gate voltage but also by the drain voltage. This effect is usually known as charge sharing. Since, drain and source also takes part in charge region of the channel which would otherwise was only controlled by the gate. As with the increase in bias drain depletion region continues to rise so that it can actually make interaction with the source to channel junction which in turn decrease the potential barrier [10]. DIBL is usually given by equation:

$$\text{DIBL} = -\left[\frac{V_{th2} - V_{th1}}{V_{d2} - V_{d1}}\right]$$
(3)

Where  $(V_{th2})$ = saturated threshold voltage,  $(V_{th1})$ = linear threshold voltage,  $(V_{d2})$ =Drain voltage applied in saturation region,  $(V_{d1})$ = Drain voltage applied in linear region. Here, we have use  $(V_{d2}) = 0.75$  V and  $(V_{d1}) = 0.05$  V.

#### 2.3 Sub-threshold Slope

It usually defines the way that how effectively the drain current of a device can be stopped whenever  $V_{GS}$  is reduced below threshold voltage ( $V_{th}$ ). It is usually present when some electrons are induced in the channel even before strong inversion takes place. Sub-threshold Slope [11] is given by:

SS= 
$$\left[\frac{d(\log_{10} I_{ds})}{dV_{gs}}\right]^{-1} = \frac{KT}{q} \left(1 + \frac{c_d}{c_i}\right)$$
 (4)

Where  $C_d$ = depletion layer capacitance  $C_i$ =gate oxide capacitance.

## **III.** Transport Of Carriers

The Cogenda Genius TCAD Device simulates the  $I_{DS}$ - $V_{GS}$  performance of DG-MOSFET using the basic drift-diffusion transport model.

#### 1.2 Drift diffusion model

The conduction in this model depends upon the Poisson's equation (5) and continuity equation of the carriers (6), (7). The Poisson's equation which transforms the electrostatic potential V to the density of charge is given by [12]:

$$\nabla^{2} V = -\frac{q}{\varepsilon} [p - n + N^{+}{}_{\scriptscriptstyle D} + N^{-}{}_{\scriptscriptstyle A} + n_{\scriptscriptstyle T}]$$
(5)

Where n and p represent the densities of the electrons and the holes, respectively,  $N_D^+$  and  $N_A^-$  are the ionized donor and acceptor impurity concentrations respectively,  $n_T$  denotes the density of charge carriers due to presence of centre of recombination and  $\varepsilon$  is the corresponding dielectric constant. The current densities of electrons and the holes are given by the transport equations usually composed of two components, drift and diffusion .

$$\mathbf{J}_{n} = \mathbf{q}\boldsymbol{\mu}_{n}\mathbf{n}\mathbf{E} + \mathbf{q}\,\mathbf{D}_{n}\boldsymbol{\nabla}_{n} \tag{6}$$

$$J_{p} = q\mu_{p}pE - qD_{p}\nabla_{p}$$
<sup>(7)</sup>

Where  $\mu_n$ ,  $\mu_p$  are electron and hole mobilities respectively,  $D_n$  and  $D_p$  are the diffusion coefficients of electrons and holes. Also  $\nabla_n$ ,  $\nabla_p$  are the corresponding two dimensional concentration gradients of electrons and holes respectively. E is the electric field which is being applied. The equations of continuities demonstrate the Conservation of carriers in a particular volume element for electrons and holes respectively.

$$\frac{\partial n}{\partial t} = GR_n + \frac{1}{q}\nabla J_n \tag{8}$$

$$\frac{\partial p}{\partial t} = GR_p - \frac{1}{q} \nabla J_p \tag{9}$$

The  $GR_n$  and  $GR_p$  represents the process of recombination and generation and  $J_n$ ,  $J_p$  are their corresponding current densities. The EOT (Equivalent Oxide Thickness) is given by [13]

EOT = 
$$\frac{Ksio_2}{K_{High-k}}(T_{high-k})$$
 (10)

Where  $K_{sio2}$ ,  $K_{High-k}$  are the dielectric constant of  $SiO_2$  and the High-k dielectric material and  $T_{high-k}$  represents the thickness of high-k material. Work function plays in important role in device Simulation of DG MOSFET. By using appropriate Work Function we can change the threshold voltage at same Voltage, Thus helps in decreasing Leakage current.

## 1.3 Work Function

may be defind as the energy that must be supplied to an electron to take it across the surface energy barrier. It is denoted by  $\Phi_m$  (eV). Also it is the energy difference between the vaccum level  $E_0$  and the Fermi energy of the metal  $E_{\rm fm}$  that is  $\Phi_m = E_0 - E_{\rm fm}$ . In a semiconductor and insulator, the height of the surface energy barrier is specified in terms of electron affinity  $\chi$  given by  $\chi = E_0 - E_c$  that is the energy difference between the vaccum level  $E_0$  and conduction Band edge  $E_c$  at the surface.  $\chi$  function varies with respect to

doping.[14] For p-type semiconductor,  $\Phi s = \chi_s + \frac{E_g}{2} + q \Phi_{fp}$  (eV) Where Eg=Band gap energy,  $\Phi_{fp}$  is

fermi potential for p-type,  $|\Phi_{fp}| = |\Phi_{fn}|$  (Fermi potential for n-type) =  $\Phi_f$  that is for same doping concentration,

Then  $\Phi_f = V_T \ln(\frac{N_b}{n_i})$ , where  $V_T = \frac{KT}{q}$  = Thermal Voltage, N<sub>b</sub>=Substrate Dopant Concentration [15].

## **IV.** Device Structure

The DG MOSFET structure is shown below. As we have worked on 25nm, 13nm technology so the length of channel is 25nm or 13nm. The structure consists of two heavily doped n-type source and drain regions of length 25nm .It contains a p-type doped silicon channel of width 8nm. The polysilicon gates are separated from the silicon channel by gate oxide layer having a power supply voltage  $V_{DD}$  of 0.7 V. In this paper, Proposed model DG MOSFET using high dielectric permittivity SiO2,HfO2 and ZrO2 with channel length 25nm and 13nm have been compared with previous ,Slimani Samia and Djellouli Bouaza model [16] having same channel length 25nm, 13nm and gate oxide thickness 1.5nm. We have used Work function ( $\phi_m$ ) of about 4.45 eV and 4.90 eV, where as in previous model they have used work function of about 4.1eV. The values of dielectric constant used in this work are 3.9 for SiO<sub>2</sub>, 21.2 for HfO<sub>2</sub> [17], and 25 for ZrO<sub>2</sub> [18].One of the main parameter in between the high Dielectric materials and silicon substrate is the conduction band offset (CBO). The values used of conduction band offset in our work are 3.1eV for SiO<sub>2</sub> [19], 1.4 eV for ZrO<sub>2</sub> [20] and 1.3 eV for HfO<sub>2</sub> [21,]. The various parameters used for device in our simulations are summarized in Table1.



Table1. Various Parameters used for device simulation			
Parameter	DG MOSFET		
Channel Doping	$10^{15}$ cm <sup>3</sup>		
Source and Drain Doping	$1 \times 10^{20} \text{ cm}^3$		
Channel length (L <sub>G</sub> )	25nm, 13nm		
Oxide thickness	1.5nm		
Channel width	0.08µm		
Work function of metal gate	4.45eV,4.90eV		

V. Results And Discussion

Using the proposed model, the  $I_D(V_{GS})$  curves having gate dielectrics as SiO<sub>2</sub>, HfO<sub>2</sub> and ZrO<sub>2</sub> for EOT=1.5nm at  $V_{DS}=V_{DD}=0.7V$  are plotted in Figures 2-3 for channel length 13nm and 25nm respectively. These Figures shows the variations of the Drain current with respect to gate voltage for DG MOSFET devices .Some important parameters for device operation derived from  $I_D(V_{GS})$  characteristics are summarized in Tables 2-4. These parameters usually includes DIBL, Sub threshold Slope, and Leakage current at  $V_{GS}=0$ . The large reduction in gate leakage current in the proposed model as compared to previous can be demonstrated by the fact that the use of a high-k gate material having high work function .From Table 2-4, it is clear that using proposed model there is subsequent decrease in Sub-threshold Slope as well. Almost degraded by 14% as compared to previous Model . As, we all know that Threshold Voltage is Channel length dependent. With the increase in channel length (L<sub>G</sub>), Threshold voltage increases. Threshold voltage can be found from  $I_{DS}$  -  $V_{GS}$  curve using Constant current method. From equation (2), it is observed that as we increase work function from 4.1 eV(used in previous model) to 4.45 and 4.90 (proposed model), there is increase in threshold voltage. With the increase in threshold voltage leakage current decreases clear from equation (1).



Figure2. I<sub>DS</sub> versus V<sub>GS</sub> curve of For Proposed model with L<sub>G</sub>=13nm,

Further we have observed from the proposed model that there is huge reduction in leakage current almost 100% and 94% when  $L_G$  =25nm as compared to previous model for gate dielectrics HfO<sub>2</sub> and ZrO<sub>2</sub> respectively. In case of  $L_G$ =13nm there is about 16% and 23% reduction in leakage current in HfO<sub>2</sub> and ZrO<sub>2</sub> respectively shown in Figure5 .It is clear from Figure4. and Table 2-4, there is decrease in DIBL with the increase in channel length. However consequent decrease in DIBL is observed more in case of proposed model as compared to previous one. So, gate electrode with  $L_G$ =13nm shows more decrease in DIBL as compared to

DOI: 10.9790/4200-0603010612

previous model. Consequently, ZrO2 with LG=13nm shows largest reduction in DIBL that is 86% as compared to HfO<sub>2</sub> (19%) and SiO2 (58%) in proposed model. However with the decrease in channel length, DIBL increases due to increase in work function, but sub-threshold slope decreases. So, we have to choose the optimum value of work function for which both DIBL and Sub-threshold Slope have better values .



Figure.3  $I_{DS}$  Versus  $V_{GS}$  curves For Proposed Model with  $L_{G}\!=\!\!25nm$ 

Table 2.5initiation results for DO WOSTET with $SIO_2$ as date Dielectric						
Parameter	L <sub>G</sub> =25nm	L <sub>G</sub> =25nm	L <sub>G</sub> =13nm	L <sub>G</sub> =13nm		
	EOT=1.5nm	EOT=1.5nm	EOT=1.5nm	EOT=1.5nm		
	Previous	Proposed	Previous	Proposed		
Sub-threshold Slope (mV/decade)	119	102	219	202		
DFF(Current)A/µm	1.48e-06	1.20e-06	3.4e-05	3.035e-05		
DIBL(eV)	0.0419	0.0220	0.055	0.0230		

Table 2 Simulation results for DG MOSFET with SiO, as Gate Dielectric

|--|

Parameter	L <sub>G</sub> =25nm EOT=1.5nm	L <sub>G</sub> =25nm EOT=1.5nm	L <sub>G</sub> =13nm EOT=1.5nm	L <sub>G</sub> =13nm EOT=1.5nm
	Previous	Proposed	Previous	Proposed
Sub-threshold Slope (mV/decade)	82	70	94	80
DFF(Current)A/µm	2.83e-07	8.60e-11	5.53e-06	4.99e-06
DIBL(eV)	0.018	0.0153	0.0199	0.0160

# Table 4.Simulation results for DG MOSFET with ZrO2 as Gate Dielectric

Parameter	L <sub>G</sub> =25nm	L <sub>G</sub> =25nm	L <sub>G</sub> =13nm	L <sub>G</sub> =13nm
	EOT=1.5nm	EOT=1.5nm	EOT=1.5nm	EOT=1.5nm
	Previous	Proposed	Previous	Proposed
Sub-threshold Slope (mV/decade)	63.4	50	84.67	72.01
DFF(Current)A/µm	9.6e-08	4.98e-11	2.99e-07	2.30e-07
DIBL(eV)	0.014	0.0070	0.055	0.00760



Figure 4. Sub-threshold Slope versus channel length (L<sub>G</sub>)



Figure 5. Leakage current versus channel length  $(L_G)$ 

# VI. Conclusion

Scaling of MOSFET device is needed to increase the speed and density, but it degrades the Device performance with respect to short channel effects and Leakage current. In this proposed model DG MOSFET structure using High-k dielectric material and high work function value , threshold voltage is increased , so as to decrease leakage current, sub-threshold Slope and achieve optimum value of DIBL so as to increase device performance. The proposed model is then compared with previous one and we found that leakage current and sub-threshold slope reduces significantly as compared to previous model. The Simulations were performed by 3-D TCAD COGENDA GENIUS Simulator which makes use of Drift-Diffusion model for respective transport of carriers. Using High-k Dielectric material having high work functions, there is significant decrease in  $I_{\rm off}$  current, lowers Sub-threshold Slope, takes optimum value of DIBL and increase On current . So, in turn maximizing  $I_{\rm on}/I_{\rm off}$  ratio.

#### References

- T.Sood, R.Mehra, "Design A Low Power Half Subtractor Using 90 µm CMOS Technology", IOSR Journal of VLSI and Signal Processing, Vol2, issue.3, pp.51-56,2013.
- [2]. International Technolgy Roadmap for Semiconductors(http://Public.itrs.net/).
- [3]. Y.K. Choi, K. Asano, N.Lindert, V. Subramanian, T.J King, J.Bokor, and C.Hu, "Ultrathin-body SOI MOSFET for Deep-Sub-
- [4]. Length Micron Era,"IEEE Electron Device letters, Vol 21, No.5, pp.254, 2000.
- [5]. K.Uchida, H.Watanabe, a. Kinoshita, J.Koga, T.Numata, and S.I.Takagi, "Experimental study on carrier transport mechanism in
- [6]. Ultrathin body SOI n and p MOSFETs with SOI Thickness less than 5 nm", IEEE Electron Devices Magazine Tech. Dig., pp. 47, 2002
- [7]. D.Sharma,R.Mehra, "Low Power,Delay Optimized Buffer Design using 70nm CMOS Technology", International Journal of Computer Applications, Vol.22,No.3,pp.13-18, 2011.
- [8]. H.C. Poon, L.D. Yau, R.L. Johnston, and D. Beecgam, "DC Model for short-channel IGFET's," in IEDM Tech. Dig.,pp.156-159,1974
- [9]. EECS Instructional and Electronics support, University of California, Berkeley(http://www-inst.eecs.berkeley.edu/).
- [10]. Jean-Pierre Colinge, "Silicon-on-insulator Technology: Materials to VLSI", 2<sup>nd</sup> Edition, Kluwer, 1997.

- [11]. Deepesh Ranka, Aswani K Rana, rakesh Kumar Yadav, Kamlesh Yadev, "Performance Evalution of FD-SOI MOSFETs for Different Metal Gate Work function", International journal of VLSI and Communication Systems, Vol.2, No.1, March 2011.
- [12]. T.Tsuchiya, Y.Sato, M.Tomizawa, "Three Mechanisms determining short-channel effects in fully-depleted SOI MOSFETs", IEEE Transactions on Electron Devices, Vol.45, No.5, PP.1116-1121, 1998.
- [13]. B. Yu,H.Wann, A.Joshi, Q.Xiang, E.Ibok, and M.R.Lin, "15nm Gate Length Planar CMOS Transistor," in Int. Electron Devices Meeting Tech. Dig. pp. 937-939, 2001.
- [14]. D. Rechem, S.Latreche and C.Gontrand, "Channel Length Scaling and the Impact of Metal Gate Work Function on the Performance of Double Gate-Metal Oxide Semiconductor Field-effect Transistors", Pramana J. Phys. Vol.72,No.3, Mrach 2009.
- [15]. D.M. Caughey, R.E.Thomas, "Carrier Mobilities in Silicon Emperically Related to Doping and Field", IEEE Trans. Electron Devices, Vol.55, issue.12, pp.2192-2193, Dec. 1967.
- [16]. Narain Arora, "MOSFET Modeling for VLSI Simulation", International series on Advance in Solid State electronics and Technology, Published by World scientific Publishing Co. Re. Ltd.2007.
- [17]. P.Saini,R. Mehra, "Leakage Power Reduction in CMOS VLSI Circuits", International Journal Of Computer Applications, Vol.55,No.8, 2012.
- [18]. Slimani Samia, Djellouli Bouaza, "High dielectric Permitivity impact of SOI Double-Gate MOSFET", International Journal of Microelectronics Engineering, pp.213-219, April 2013.
- [19]. K.Cherkaoui, S.Monaghan, M.A. Negara, M.Modreanu, P.K. Hurley, D.O'Connell, S.McDonnell, G. Hughes, "Electrical, Structural, and chemical properties of HfO2 films formed by electron beam evaporation", Journal of Applied Physics, Vol.104, No.6, Oct. 2008.
- [20]. V.R Chinchamalatpure, S.M. Chore, S.S. Patil, G.N. Chaudhari, International Journal of Modern Physics, Vol.3, pp.69-73, 2012.
- [21]. J.L. Ajay, M.Hirose, International Journal of Applied Physics, Vol.81, pp.1606, 1997.
- [22]. S.Miyazaki, "Photoemission Study Of Energy Band Alignments and Gap State Density Distributions For High-k Gate Diectrics" J. Vac. Sci. Technol. Vol. B19, No.6, pp.2212-2216, 2001.
- [23]. S.Sayan , E.Garfunkel, and S. Suzer, Applied Physics Letters, Vol. 80, pp.2135-2137,2002.