

Quasi Cyclic Low Density Parity Check Decoder Using Min-sum Algorithm for IEEE 802.11n

Monica V.Mankar¹,G.M.Asutkar² ,P.K.Dakhole³

¹(Research Scholar Dept. of Electronics Engineering, Yeshwantrao Chavan College of Engineering, Nagpur, India)

²(Professor Dept. of Electronics and Communication Engineering, Priyadarshani College of Engineering, Nagpur, India)

³(Professor Dept. of Electronics Engineering, Yeshwantrao Chavan College of Engineering, Nagpur, India)

Abstract: The LDPC codes are commonly used, the most promising coding technique to achieve the Shannon capacity. In spite of their effectiveness, encoding, and decoding, the LDPC codes are complex to design, due to their size and structure of the codes. This paper presents a fully parallel architecture of low-density-parity-check (LDPC) decoder using Min-sum decoding algorithm for IEEE 802.11n Standard. The proposed architecture utilizes features of Quasi-Cyclic LDPC codes to reduce interconnection complexity. The LDPC decoder hardware implementation works at 69.06 MHz and it can process 82.24 Mbps for 648 block length and 1/2 code rate, on a Xilinx Virtex-5 FPGA. The results show good speed with lower area as compared to state-of-the-art of proposed circuit.

Keywords : LDPC codes, Quasi-cyclic low density parity check (QC-LDPC), Min-Sum algorithm, IEEE802.11n.

I. Introduction

Dr. Gallager in 1962 first introduced Low-density parity check (LDPC) codes in his PhD thesis [1] and after being rediscovered more than 30 years in 1996 by Dr. MacKay [2]. Nowadays these error correction codes have been constantly attracting researchers. There are big challenges in efficient hardware implementation for LDPC codes. It became popular because it demonstrates highly parallelizable decoding algorithms and good error correction performance [3]. As a result, it has been adopted in recent modern communication standards, such as WLAN, IEEE 802.11n [4], WiMAX, IEEE 802.16e [5], 10GBASE-T, IEEE 802.3an [6] and WPAN, IEEE 802.15.3c [7].

Quasi-cyclic LDPC (QC-LDPC) structured codes have received significant importance due to their flexible hardware implementation features and good bit error ratio (BER) performance compared to the random codes. Recently, QC-LDPC codes were used in IEEE 802.11n and 802.16e standards which support multiple code rates and code lengths. To maintain the tradeoffs between hardware complexity, decoding throughput and error-correction performance there are many decoding algorithms for QC-LDPC codes. Iterative message passing algorithms offer excellent error correction performance and a large decoding complexity. A soft-decision based Sum-Product Algorithm (SPA) achieves best decoding performance but has very high decoding complexity [8]. Several modifications have been recommended to simplify the check node operation in SPA. These check nodes are simplified by reducing the non-linear function [9, 10] and logarithmic functions which leads to the reduction in implementation complexity [11]. The Min-Sum (MS) algorithm [8] further simplifies check-node operations of SPA algorithm to reduce the decoding complexity but decreases decoding performance. Hence many modifications [12] are done in the MS algorithm, such as normalized MS and offset MS decoding to a balance between complexity and performance. In this paper, we present a low complexity fully-parallel QC-LDPC decoder based on the min-sum algorithm with much fewer memory bits and reduced complexity for wireless IEEE 802.11n standard. The proposed architecture is applied for 1/2 code rate and 648 bits code length. The paper is organized as follows: An overview of LDPC decoding is provided in section II. Section III consists of different LDPC decoding algorithms. Section IV discusses the proposed Fully Parallel architecture of LDPC decoder. Section V provides performance Synthesis results of the proposed algorithm.

II. Qc-Ldpc Codes

There are two types of LDPC codes, the first is LDPC block code and another LDPC convolutional code. Among both LDPC block codes are mostly used for its practical hardware implementation. LDPC codes are presented in terms of the matrix or graphically. In the graphical representation, LDPC code is characterized by a bipartite graph which is also known as Tanner graph as shown in Fig.1. Tanner graph consists of two types of nodes namely variable node and check node. Variable node deals with codeword bits and checks

nodes associated with parity check constraints. The generalized operation of LDPC is that variable node provides the input bit stream to check node unit whereas it performs parity check operations [3] and gives updated output bit stream again to the variable node unit.

Quasi-cyclic LDPC (QC-LDPC) structured codes have received significant importance due to their flexible hardware implementation features and good bit error ratio (BER) performance compared to the random codes. Recently, QC-LDPC codes were used in IEEE 802.11n and 802.16e standards which support multiple code rates and code lengths. Quasi-Cyclic LDPC (QC-LDPC) codes a subclass of LDPC codes is a structured code comes along with an even more efficient implementation with great performance. These are codes in which a cyclic shift of one codeword results in another new codeword. The cyclic structure of LDPC codes results into requiring less memory as compared with the conventional LDPC codes. In addition, QC-LDPC codes also show high-speed decoding because of the sparseness of its parity check matrix[5]. A Quasi-Cyclic Code of index t is a linear code in which a cyclic-shift of any code word by t position is also a code word. Quasi-Cyclic (QC)-LDPC has been proposed to reduce the complexity of the LDPC while obtaining the similar performance. The QC-LDPC codes consist of concatenated circulant sub-matrices. Every sub-matrix is nothing but a square matrix for which each row is the cyclic shift of the previous row, and the first row is obtained by the cyclic shift of the last row.

To maintain the tradeoffs between hardware complexity, decoding throughput and error-correction performance there are many decoding algorithms for QC-LDPC codes. Iterative message passing algorithms offer excellent error correction performance and a large decoding complexity. A soft-decision based Sum-Product Algorithm (SPA) achieves best decoding performance but has very high decoding complexity [8]. Several modifications have been recommended to simplify the check node operation in SPA. These check nodes are simplified by reducing the non-linear function [9, 10] and logarithmic functions which leads to the reduction in implementation complexity [11].The Min-Sum (MS) algorithm [8] further simplifies check-node operations of SPA algorithm to reduce the decoding complexity but decreases decoding performance. Hence many modifications [12] are done in the MS algorithm, such as normalized MS and offset MS decoding to a balance between complexity and performance. In this paper, we present a low complexity fully-parallel QC-LDPC decoder based on the min-sum algorithm with much fewer memory bits and reduced complexity for wireless IEEE 802.11n standard. The proposed architecture is applied for $1/2$ code rate and 648 bits code length. The paper is organized as follows: An overview of LDPC decoding is provided in section II. Section III consists of different LDPC decoding algorithms. Section I discusses the proposed Fully Parallel architecture of LDPC decoder. Section V provides performance Synthesis results of the proposed algorithm.




Figure 1. Tanner graph of PCM (4,8)

III. Quasi Cyclic Ldpc Codes For Ieee 802.11

QC-LDPC codes [13] are structured LDPC codes proposed for IEEE 802.11n, IEEE 802.16e [12], and IEEE 802.22 standards. IEEE 802.11n LDPC codes supports the code lengths of $N=648, 1296$ and 1944 and the code rates $r=1/2, 2/3, 3/4$ and $5/6$ for 12 different codes as shown in table I. [16]. These LDPC codes, are block-wise partitioned into smaller $z \times z$ sub-matrices, with $z_1 = 27, z_2 = 54$ and $z_3 = 81$ for the short, middle and long codeword, respectively. The parity-check matrix H is arranged in $\rho = N_i/z_i$ block-columns and $\gamma = (1-r)\rho$. As shown in Fig. 2, the entire H matrix of block LDPC is composed of either an identity matrix with different cyclic shifts (represented as a “1”) or null matrix (represented as a “0”). The expansion factor, defined as size of the identity matrix z can be 27 . The base matrices have the number of block columns $\rho = 24, \gamma=12$, The code length N is $\rho \times z=648$ bits for $1/2$ rate and $k=324$ information bits[17].

$$\alpha_{i,j} = \prod_{j' \in V(i) \setminus j} \text{sign}(|\beta_{ij'}|) \times \phi \sum_{j' \in V(i) \setminus j} \phi(|\beta_{ij'}|) \tag{2}$$

Where,

$$\phi(x) = -\log\left(\tanh\frac{|x|}{2}\right) \tag{3}$$

Here $V(i) = \{j: H_{ij}=1\}$ represent the set of variable nodes which participate in check equation i . $C(j) = \{i: H_{ij}=1\}$ denotes the set of check nodes taking part in variable node equation j update. Also here term $V(i) \setminus j$ denotes all variable nodes in $V(i)$ except node j , and the term $C(j) \setminus i$ denotes all the check nodes in $C(j)$ except node i .

4.1.2 Column processing stage (variable node update)

Here $V(i) = \{j: H_{ij}=1\}$ represent the set of variable nodes Which participate in check equation i . $C(j) = \{i: H_{ij}=1\}$ denotes the set of check nodes taking part in variable node equation j update. Variable node (V_j) computes β message for check node (C_i) by adding received information from the channel corresponding to column j called λ and α messages from all other check node ($C_{i'}$) which is connected to (V_j). Here condition is that i' not equals to i . In Variable node update (row processing), β is computed as in (4).

$$\beta_{ij} = \lambda_j + \sum_{i' \in (C(j) \setminus i)} \alpha_{i',j} \tag{4}$$

4.1.3 Code estimation

In Min-Sum decoding algorithm ,code estimation is done by (5)

$$\hat{V}_i = \begin{cases} 1 & \text{if } y_i < 0 \\ 0 & \text{if } y_i \geq 0 \end{cases} \tag{5}$$

4.1.4 Syndrome check

At the last for error detection purpose syndrome check (6) is given below:

$$H = \begin{bmatrix} 0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\ 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\ 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \end{bmatrix} \times \begin{matrix} \hat{v}_0 \\ \hat{v}_1 \\ \hat{v}_2 \\ \hat{v}_3 \\ \hat{v}_4 \\ \hat{v}_5 \\ \hat{v}_6 \\ \hat{v}_7 \\ \hat{v}_8 \end{matrix} = \begin{matrix} = 0 \dots \dots \dots \text{No_error(Stop Processing)} \\ \neq 0 \dots \dots \dots \text{Error(Repeat Processing)} \end{matrix} \tag{6}$$

4.2 Min-Sum algorithm

4.2.1 Row processing stage (check node update):

In min sum algorithm, there is simplification of check node or row processing stage of SP decoding which can be done by approximating the magnitude computation in check node update equation with a minimum function. This algorithm is called as Min-Sum algorithm (MS algorithm).

$$\alpha_{i,j} \text{ MinSum} = \prod_{j' \in V(i) \setminus j} \text{sign}(|\beta_{ij'}|) \times \min_{j' \in V(i) \setminus j} (|\beta_{ij'}|) \tag{7}$$

4.2.2 Column processing stage (variable node update)

In Min-Sum decoding algorithm, column operation is same in Sum Product decoding.

V. Fully Parallel Architecture

The fully parallel architecture does not depend on any structural properties of the parity check matrix. This architecture connects every check node and variable node of the parity check matrix H . The block structure of fully parallel decoder is presented in Fig.4. The fully parallel architecture achieves the highest throughput and lowest latency. For the considered code rate and codeword length, the fully parallel decoder uses 648 hardware variable nodes and 324 hardware check nodes.




Figure 4. Fully parallel architecture of QC-LDPC decoder for IEEE 802.11

5.1 Check Node Unit (RowProcessor)

The following schematic shows how six inputs are compared using 5 two-input comparators and the minimum of those six inputs is produced at the output. The check node processing does the comparison on the modulus/magnitude of the inputs. For the sign bit calculation XOR gate is used. The inputs and outputs are represented in sign-magnitude representation. According to the H -matrix used, the different numbers of 1s in 324 rows are 7 and 8. So the comp6 is called/instantiated according to the row weight as shown in Fig.5. In this way each node is mapped to an individual row processor.




Figure 5. Check Node Unit (RowProcessor)

5.2 Variable Node Unit (Column Processor)

According to the H -matrix the different number of 1s in 624 columns are 12, 3 and 2. These are the different column weights. The following schematic shows the block diagram of a column with weight equal to 3. Here, the inputs to VNU are the outputs of CNU (just like the Tanner graph). The initialized vector (lambda values) are also provided for summation. These inputs are first converted to two's complement form from the sign magnitude form of CNU. The two's complement values are scaled to get the range of addition. Then addition is performed and the result is again converted to its sign magnitude form.




Figure.6 Variable Node Unit (Column Processor)

VI. Results

To evaluate the proposed Fully parallel decoder architecture, a Verilog description was synthesized on Xilinx Virtex-5 device for a QC-LDPC decoder with block length of 648 bits and a code rate of 1/2 for standard IEEE 802.11n. By examining the hardware resource utilization and routing complexity, the implementation complexities of the proposed LDPC decoders are analyzed. A summary of FPGA device utilization generated by the Xilinx Synthesis Tool is shown in Table II. Table II. displays resources occupied by Fully parallel architecture of QC-LDPC decoder using Min sum algorithm shows that hardware resources required by decoder are very less.

Table II: Resource consumption of proposed encoder in Xilinx Virtex-5

Design utilization Summary			
Logic utilization	Used	Available	Utilized
Number of slice registers	3140	207360	1%
Number of slice LUTs	51599	207360	24%
Number of Fully used LUT-FF Pairs	969	53770	1%
Number of bonded IOBs	331	960	34%
Number of BUFGBUFCTRLs	2	32	6%

VII. Conclusion

In this paper fully- parallel quasi-cyclic LDPC decoder is been implemented for IEEE 802.11n with codeword length 648 and 1/2code -rate. The performance as well as complexity of the decoder have been analyzed by software simulations. The result shows that QC-LDPC decoder architecture has reduced complexity in terms of area. The decoder provides a maximum throughput of 82.24Mbps. The proposed architecture is very suitable for high data rate communication systems.

References

- [1]. R. G. Gallager, Low-density parity check codes, *IRE Transaction Info. Theory*,8,1962,21–28.
- [2]. D.J.C. MacKay and R.M. Neal, Near shannon limit performance of low density parity check codes. *Electronics Letters*, 32(18), 1996,1645-1646.
- [3]. Qian Xie, Qian He, Xiao Peng, Ying Cui, Zhixiang Chen, Dajiang Zhou, Satoshi Goto, A High Parallel Macro Block Level Layered LDPC Decoding Architecture based on Dedicated Matrix Reordering:*Proc. IEEE Workshop on Signal Processing Systems (SiPS-2011)*, Beirut, Lebanon ,2011, 122-127.
- [4]. Ying Cui, Xiao Peng, Zhixiang Chen, Xiongxin Zhao, Yichao Lu, Dajiang Zhou and Satoshi Goto Ultra Low Power QC-LDPC Decoder with High Parallelism:*Proc. IEEE International SOC Conference (SOCC2011)* Taipei, Taiwan,2011,142-145.
- [5]. Zhixiang Chen, Xiao Peng, Xiongxin Zhao, Qian Xie, Leona Okamura, Dajiang Zhou and Satoshi Goto, A Macro-Layer Level Fully Parallel Layered LDPC Decoder SoC for IEEE 802.15.3c Application:*Proc. IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT 2011)*, Hsinchu,Taiwan, 2011,1-4.
- [6]. Qian Xie, Zhixiang Chen and Satoshi Goto, A Sorting-Based Architecture of Finding the First Two Minimum Values:*Proc. IEEE 7th International Colloquium on Signal Processing and its Applications (CSPA 2011)*, Penang, Malaysia, 2011,95-98.
- [7]. Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Dajiang Zhou and Satoshi Goto, ABER performance-aware early termination scheme for layered LDPC decoder:*Proc. IEEE Workshop on Signal Processing Systems (SiPS 2010)*, San Francisco, USA, 2010, 416-419.
- [8]. A. Anastasopoulos, A comparison between the sumproduct and the min-sum iterative detection algorithms based on density evolution.: *Proc. IEEE Global Telecommunications Conference*, San Antonio,2001,1021-1025.
- [9]. J.H. Han and M.H. Sunwoo,Simplified sum-product algorithm using piecewise linear function approximation for low complexity LDPC decoding: *Proc. International Conference on Ubiquitous Information Management and Communication*, Suwon, Korea, 2009,302-308. 09.
- [10]. S. Papaharalabos, et al., Modified sum-product algorithms for decoding low-density parity-check codes, *IET Communications*, 1(3),2007, 294-300.
- [11]. S. Papaharalabos and P.T. Mathiopoulos, Simplified sum-product algorithm for decoding LDPC codes with optimal performance, *Electronics Letters*, 45(2),2009,116-117.

- [12]. J. Chen, A. Dholakia, and E. Eleftheriou., Reduced-complexity decoding of LDPC codes, *IEEE Trans. on Communication.*, 53(8), 2005, 1288–1299.
- [13]. VikramArkalgudChandrasetty and Syed Mahfuzzul Aziz ,Analysis of Performance and implementation complexity of simplified Algorithms for Decoding Low-Density Parity-Check codes: *Proc. IEEE Globecom 2010 workshop on Complex and Communication Networks*.Miami Florida,USA,2010,430-435.
- [14]. R. Zarubica, S.G. Wilson, and E. Hall. ,Multi-Gbps FPGA-Based Low Density Parity Check (LDPC) Decoder Design:*Proc. IEEE Global Telecommunications Conference.*,Washington DC,USA, 2007,549-552.
- [15]. VikramArkalgudChandrasetty and Syed Mahfuzzul Aziz ,An area efficientLDPC decode using a reduced complexity min-sum algorithm, *INTEGRATION, the VLSI journal* ,45(2) ,2012, 141–148.
- [16]. *Wireless LAN medium access control (MAC) and physicallayer (PHY) specifications: enhancements for higher throughput*, IEEE Std. P802.11 n/D7 .0, 2008.
- [17]. Junho Cho, Naresh R. Shanbhag, Wonyong Sung,Low –Power Implementation of a High –throughput LDPC Decoder for IEEE 802.11n standard:*Proc . IEEE Workshop on Signal Processing Systems (SiPS 2009)*,Cairo, Egypt, 2009,40-45.