# Implementation of XOR Based Pad Generation Mutual Authentication Protocol for RF Link

Ramya K<sup>1</sup>, Asst.Prof Priyadarshini G<sup>2</sup>

<sup>1</sup> (Department of ECE, Mount Zion College of Engineering & Technology, Tamil Nadu, India) <sup>2</sup> (Department of ECE, Mount Zion College of Engineering & Technology, Tamil Nadu, India)

**Abstract:** In RF link, without security the messages exchange between the two devices are monitoring by an eavesdropper. So the exclusive-OR (XOR) based pad generation protocol is used to safely transfer the data to the other point with necessary security and it maintaining confidentiality. This protocol produce the cover coding pad to mask the access password before the datas are transmitted. A specially designed pad generation will be implemented in digital domain to solve the insecurity problem in data communication RF link. This protocol developed under regulation of ISO 18000 – 6 type C protocol also known as EPC C1G2 RFID protocol. The linear feed back shift register (LFSR) generate the pseudo random binary sequence (PRBS) and it is used as data source to the pad generation function. The Xilinx 13.x software is used for synthesize and modelsim SE6.0 is used for simulating the result. The pad generation algorithm has been implemented in FPGA Spartan 3 PQ208-4 board to verify the result.

*Keywords-* Field-programmable gate array (FPGA) implementation, mutual authentication, RF link, security, Zigbee.

# I. Introduction

Radio Frequency Identification (RFID) technology uses a wireless system that can provide efficient real-time device track-and-trace capability. The ultra high frequency (UHF) RF for data communication using devices operating in industrial-scientific-medical (ISM) band. The EPC global Inc. is the leader in developing industry-driven specifications for the electronic product code (EPC) to support the use of RFID in supply chain management [1]. The international standard organization (ISO) has incorporated the EPC class-1 generation-2 (C1G2) UHF standard into its ISO/IEC 18000-6 amendment type C. The ISO 18000-6C protocol also known as EPC C1G2 protocol, provides only basic security tools using a16-b pseudo random number generator and 16-b cyclic redundancy code. However, the EPC C1G2 specification do not fully support privacy invasion and data security issues [2].

A passive eavesdroppers monitoring the message exchange between the sender and the receiver by simply computing an exclusive-OR (XOR) operation [3]. To exposed this weakness a proposed sender and receiver (tag- reader) mutual authentication scheme protect the access password [4]. But after simple computations an attacker could acquire the access password (Apwd) and kill password (Kpwd) with high probability [4]. Many light weight authentication protocols that use only efficient bitwise operations like XOR, AND, OR etc, have been proposed [5]. However, most of the proposed protocols have not been verified with hardware [2]. The Field programmable gate array (FPGA)-based systems gain particular flexibility for verifying hardware implementations. Due to the advantages of FPGA prototyping based verification, a large number of systems have been implemented in FPGAs in different fields, such as radio communication protocol [6], robotics [7], [8], power system [9] and signal processing [10].

PRBS is generated using the linear feed back shift register and it is the data source to the pad generation function. Pad generation function produce the cover coding pad to mask the access password. The design of X-OR based pad generation protocols achieving the mutual authentication between the sender and the receiver. This protocol providing an adequate security for data communication RF link. An efficient hardware implementation of X-OR based pad generation mutual authentication protocol is described in this paper.

This paper is organized in the following way. In section II LFSR functions and In section III pad generation operations are designed and provided. In section IV the implementation design of the pad generation protocol in FPGA is provided and discussed. In section V simulation and schematic results are presented and discussed. Finally, this paper is concluded in section VI.

# II. Linear Feed Back Shift Register Function

The pad generation (PadGen) function is the key function used to produce cover-coding pad to mask the access password before transmission. The implementation of the PadGen function also requires the random number generator to produce  $R_{Tx}$  and  $R_{Mx}$ . A typical linear feedback shift register (LFSR) is used to generate pseudo random numbers (2<sup>N</sup>-1). A Linear Feedback Shift Register (LFSR) is a shift register whose input bit is

a linear function of its previous state. Mostly used linear function of single bits is XOR, thus normally it is a shift register whose input bit is driven by the exclusive-or (XOR) of some bits of the overall shift register value. The initial value of the LFSR is called the seed, and because the operation of the register is deterministic, the stream of values produced by the register is completely determined by its current (or previous) state. Likewise, because the register has a finite number of possible states, it must eventually enter a repeating cycle.

An LFSR with an ell-chosen feedback function can produce a sequence of that appears random and has a very long cycle. For an n-bit LFSR, the LFSR can generate a  $(2^{N}-1)$ -bit long pseudo random sequence before repeating. A maximum-length LFSR produces an m-sequence (i.e., cycles through all possible  $2^{N}-1$  states within the shift register except the state where all bits are zero). In this paper, the parallel load count PRBS was implemented because it is more suitable for hardware implementation.

#### III. Xor Based Pad Generation Operation

An access password is required before data are exchanged between a sender and a receiver. The access password is a 32-b value. Konidala uses a specially designed pad generation function to produce the cover coding pad to mask the access password before the data are transmitted [4]. The main problem with the scheme is infact if that inputs in the pad generation are known to an eavesdropper and this information can be used to obtain correlations to recover the access password under a correlation attack[3]. To mitigate this drawback, the inputs to the pad generation function must be hidden from the eavesdropper. So, this is done by X-OR pad generation mutual authentication protocol .The detailed steps of the XOR schemes to generate the Pad generation function are presented as follows.

Lets u	is represent the 32-b Apwd and Kpwd as			
Apwd	$= a_0 a_1 a_2 \dots a_{30} a_{31}$ (base 2)	(1)		
Kpwd	$= k_0 k_1 k_2 \dots k_{30} k_{31}$ (base 2)	(2)		
The 16	5-b random numbers are represent as input ir	n below		
R <sub>Tx</sub>	$= h_{t1}h_{t2}h_{t3}h_{t4}$ (base 16)			
	$= d_{t1}d_{t2}d_{t3}d_{t4}$ (base 10)	(3)		
R <sub>Mx</sub>	$=h_{m1}h_{m2}h_{m3}h_{m4}$ (base 16)			
	$= d_{m1}d_{m2}d_{m3}d_{m4}$ (base 10)	(4)		
Apwd	PadGen (R <sub>Tx</sub> , R <sub>Mx</sub> )			
	$= ad_{t1}adt_{2}ad_{t3}ad_{t4} \ ad_{t1} + 16ad_{t2} + 16ad_{t3} + 16ad_{t4} + 1\ ad_{m1}ad_{m2}ad_{m3}ad_{m4}\ ad_{m1} + 16ad_{m2} + 16ad_{m3} + 16ad_{m4} + 16ad_$			
	$= d_{V_1} d_{V_2} d_{V_3} d_{V_4}$ (base 10)			
	$= R_V$	(5)		
$R_T \oplus R_M = R_T \oplus_M$				
	$= d_{x1}d_{x2}d_{x3}d_{x4}$	(6)		
Apwd-PadGen ( $R_T, R_T \oplus_M$ )				
-	$= ad_{t1}ad_{t2}ad_{t3}ad_{4}  ad_{t1}+16ad_{t2}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t2}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t2}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t2}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t2}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t2}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t2}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t3}+16ad_{t4}  ad_{t1}+16ad_{t4}  ad_{t1}+16ad_{t4}+16ad_{t4}  ad_{t1}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+16ad_{t4}+$	$+16 \times   ad_{x1}ad_{x2}ad_{x3}ad_{x4}  ad_{x1}+16ad_{x2}+16ad_{x3}+16ad_{x4}+16$		
	$= d_{W1}d_{W2}d_{W3}d_{W4}$ (base 10)			
	$= R_W$	(7)		
Kpwd-PadGen(Rv,Rw)				
$= kd_{v_1}kd_{v_2}kd_{v_3}kd_{v_4}  kd_{v_1}+16kd_{v_2}+16kd_{v_3}+16kd_{v_4}+16\times   kd_{w_1}+kd_{w_2}+kd_{w_3}+kd_{w_4}\times   kd_{w_1}+16kd_{w_2}+16kd_{w_3}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4}+16kd_{w_4$				
	$w_3 + 16kd_{W4} + 16$			
	$=h_{a1}h_{a2}h_{a3}h_{a4}$ (base 16)			
	$= PAD_1$	(8)		
R <sub>v</sub> ⊕R <sub>w</sub>				
	$= R_V \bigoplus_W$			
	$= d_{s1}d_{s2}d_{s3}d_{s4}$	(9)		
Kpwd	PadGen ( $R_v, R_v \bigoplus w$ )			
$= kd_{v_1}kd_{v_2}kd_{v_3}kd_{v_4}  kdV1+16kd_{v_2}+16kd_{v_3}+16kd_{v_4}+16\times  kds1kds2kds3kds4\times  kds1+16kds2+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16kds3+16$				
	16 kds4+16			
	$=h_{r_1}h_{r_2}h_{r_3}h_{r_4}$ (base 16)			
	$= PAD_2$	(10)		
By per	forming XOR operation the following cover	-code Apwd is obtained		
$CCPwd_{M1} = Apwd_M \oplus PAD_1 $ (11)				
C CPv	$d_{L1} = Apwd_L \oplus PAD_2$	(12)		

For the Pad generation proposed by Konidala et al. [4], each PAD function is computed based on one set of  $(R_{Tx}, R_{Mx})$ , which is transmitted in the open space. In contrast to the PadGen proposed by Konidala et al.,

the present proposed pad function is computed based on one set of  $(R_V, R_W)$ , which is not transmitted openly. RV and RW are computed based on Apwd–PadGen  $(R_{Tx}, R_{Mx})$  and Apwd-PadGen  $(R_{Tx}, R_{Tx} \oplus R_{Mx})$ , respectively. PAD<sub>1</sub> and PAD<sub>2</sub> are then generated by Kpwd-PadGen  $(R_V, R_W)$  and Kpwd-PadGen  $(R_V, R_V \oplus R_W)$ , respectively.



Figure 1 Functional block diagram of the XOR pad generation operation

## IV. Design And Hardware Implementation

The proposed system block diagram of Transmitter and receiver is respectively shown in "Fig. 2" and "Fig. 3".The proposed system working principles and detailed description is given below. The datas are transmitted with secure manner by Xor pad generation (PadGen) protocol. Here, pad generation protocol produce cover coding pad to mask the access password and FPGAs are chosen for implementation. Zigbee is the RF transmeceiver to transmit and receive the data.



Figure 2 Block diagram of transmitter

The FPGAs running with 4MHZ clock. First we generate the parallel load PRBS by using LFSR and then result is given to the data mapping unit to converts the serial output came from the LFSR to parallel form, then it is given as the input to the pad generator. Universal trigger/control unit control each module in the implementation. Then generated PAD is convert into serial which is suitable for RF transmission and it is transmitted through RS 232 to the communication transmitter circuit, Here this communication transmitter circuit has Zeener diode as a regulator. The outcoming pads is transmitted through the Zigbee in the RF link. The transmitted data through the RF link is received by the Zigbee in the receiver side and then it is given to communication receiver circuit which has LM317 regulator. The received data is transfer to the pad degenerator through the Data demapper unit. Finally, In the receiver side the obtained cover coding pad is degenerated by

pad degenerator. It is verified and displayed through LCD display, then error is calculated by Bit error calculator therefore if it has an error it will be displayed through the 7- segment display.



Figure 3 Block diagram of receiver

V.

### **Results And Discussions**

The Verilog schematic and simulation results of FPGA implementation are shown in "Fig. 4.a & Fig 4.b" and "Fig. 5" respectively. Initially the 4-MHZ synchronous clock is applied to the FPGA board. The master clock and start\_in are given as the input to the LFSR. Initially start\_in is in 0' then output is zero, If start\_in is '1' then PRBS starts to generate. The generated PRBS output is nothing but the random number ( $R_{TX}$  and  $R_{MX}$ ). The random number is given as the input to the XOR based pad generation function.

The functional block diagram of the XOR-PadGen function for mutual authentication is described in the previous section as shown in "Fig. 1". This approach can obtain  $PAD_1$  and  $PAD_2$  using one set of  $(R_{Tx}, R_{Mx})$ . This approach is a more efficient way to generate PAD function for mutual authentication. After the initial input of random numbers  $R_{Tx}$  and  $R_{Mx}$ , a multiplexer was utilized to control the selection of Apwd or Kpwd for PadGen operation. PAD<sub>1</sub> and PAD<sub>2</sub> are then simultaneously generated to cover-coded Apwd for mutual authentication. As shown in "Fig. 1", the details of the functions performed are described as follows.

- ✤ Apwd-PadGen (R<sub>Tx</sub>, R<sub>Mx</sub>)=d<sub>v1</sub>d<sub>v2</sub>d<sub>v3</sub>d<sub>v4</sub>=R<sub>V</sub>. R<sub>Tx</sub>, R<sub>Mx</sub>, and Apwd are selected as the inputs for PadGen operation and the calculation results RV by XOR-PadGen operation are stored in register for further manipulation.
- ♦ Apwd-PadGen  $(R_T, R_T \oplus R_M) = d_{w1}d_{w2}d_{w3}d_{w4} = R_W$ . Through mux selection,  $R_T$ ,  $(R_T \oplus R_M)$ , and Apwd are chosen as inputs for PadGen operation. The calculation result RW is stored in register for further computation.
- Kpwd-PadGen  $(R_V, R_W) = h_{q1}h_{q2}h_{q3}h_{q4} = PAD_1$ . The PAD<sub>1</sub> as shown in can then be obtained by mux selecting RV, RW, and Kpwd as inputs for XOR-PadGen operation.
- ★ Kpwd-PadGen( $R_V, R_V \oplus R_W$ )= $h_{r1}h_{r2}h_{r3}h_{r4}$ =PAD<sub>2</sub>. Similarly, the PAD<sub>2</sub> can then be obtained using  $R_V, R_V \oplus R_W$ , along with Kpwd for XOR-PadGen operation.

Simulations of the design were conducted in the modelsim SE 6.0. The verified Verilog code will be then downloaded on an Virtex Spartan 3 PQ208-4 board. FPGA running with a 4-MHz clock to verify the hardware. The simulated result of XOR pad generation protocol is shown below in "Fig.5".



wave - default				
e Edit View Insert Format Tools Window				
🛥 🖬 🗇 🌃 🕺 X 🖻 🛍 🖊 🗼 X				
A data maniput das alla				
Z /pu_project/m_cik				
And the project/reset 0				
m /pu project/seven a 00000	00			
A /ou project/seven s 000000	00000			
m /pu project/lod disp., 00000000	000000			
/pu_project/st	15 Y16 Y17 Y18 Y19 Y20 Y21 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10	<u>111 112 113 114 115 116 117 118 119 120 121</u>		
/pu_project/nst 2	16 117 118 119 120 121 10 11 12 13 14 15 16 17 18 19 110 111	X12 X13 X14 X15 X16 X17 X18 X19 X20 X21 X0		
	0001			
H-4 /pu project/temp2 0000	oobo			
	00b1			
pu_project/temp4 0000	loobo			
III	oobo			
III	00b0 X0001 X0000	X0001		
III	00b1 X0000	X0001		
🖽 🧄 /pu_project/temp8 0000	0000 X0001 X0000	X0001		
	loopo			
/pu_project/clk_sig 1				
	10/10/10/10/10/10/10/10/10/10/10/10/10/1			
⊕- → /pu_project/rmx 1010010000101101	10/10010000101101			
pu_project/apwdm 0110111101010100	0110111101010100			
pu_project/apwdl 0011101111001010	00 110111100(010			
pu_project/kpwdm 0111100011011111	011110001101111			
	0101001001111111			
□	0010001001100011			
☐- /pu_project/itm 0000000000000000000000000000000000	0000111111100000			
□ /pu_project/rw 000000000000000000000000000000000000	001000001000000 X001000 X001000	0001000000		
→ /pu_project/pad1 000000000000000000000000000000000000	0011000000000000	Xo Xo Xoo110000000000		
	0000001000100011			
□ /pu_project/pad2 0000000000000000	0. X001100Xp X0 X001100000000000	χρο1100χο χο χοο11φ		
Now 700000 ps	15 ns 20 ns 25 ns	30 ns		
Cursor 1 335 ps				
Start Xilinx - ISE - D:\S	😂 ramya study mate 🔯 pad ganeration co 🦙 untitled - Paint 🔤	3 vish 🔹 My Computer 🐣 🔿 📩 1:37 PM		

Figure 4.a & 4.b RTL Schematic diagrams of xor pad generation

Figure 6 Verilog simulation result of xor pad generation

### VI. Conclusion

This research work is to improve the security level of the data communication RF link by authentication protocol proposed under the EPC C1G2 specification, the pad generation functions are used to protect the Apwd with cover coding against exposure. In this paper, the Pad generation function strengthen the security of the mutual authentication scheme. The Pad generation functions based on XOR operation and in association with the Apwd and Kpwd are used to generate the PAD<sub>1</sub> and PAD<sub>2</sub>. Each cover-coding pad then used to perform the subsequent authentication responses. In conclusion, the main feature of this approach is to design pad generation mutual authentication protocol for secure data communication RF link.

#### References

- [1]. Class 1 Generation 2 UHF Air interface Protocol Standard. [Online]. Available: http://www.epcglobalinc.org/sta
- [2]. H. M. Sun and W. C. Ting, A Gen2-based RFID authentication protocol for security and privacy, IEEE Trans. Mobile Comput., vo8,no.8,Aug.2009,1052–1062.
- [3]. P. Peris-Lopez, J. C. Hernandez-Castro, J. M. Estevez-Tapiador, and A. Ribagorda, Practical attacks on a mutual authentication scheme under the EPC Class-1 Generation-2 standard, Comput Commun., vol.32, no.7–10, May 2009, 1185–1193.
- [4]. D. M. Konidala, Z. Kim, and K. Kim, A simple and cost effective RFID tag-reader mutual authentication scheme, in Proc. Int. Conf. RFID Sec, Jul.2007, 141–152.
- [5]. Y.J. Huang, C.C. Yuan, M. K. Chen, W. C. Lin, and H. C. Teng, Hardware implementation of RFID mutual authentication protocol, IEEE Trans. Ind. Electron., vol. 57, no. 5, May 2010, 1573–1582.
- [6]. H.-Y. Chien, SASI: A new ultra lightweight RFID authentication protocol providing strong authentication and strong integrity, IEEE Trans. Dependable Secure Comput., vol. 4, no. 4, pp. 337–340, Oct.–Dec. 2007.
- [7]. H. Tanaka, K. Ohnishi, H. Nishi, T. Kawai, Y. Morikawa, S. Ozawa, and T. Furukawa, Implementation of bilateral control system based on acceleration control using FPGA for multi-DOF haptic endoscopic surgery robot, IEEE Trans. Ind. Electron., vol. 56, no. 3, Mar. 2009, 618–627.
- [8]. J. U. Cho, Q. N. Le, and J. W. Jeon, An FPGA-based multiple-axis motion control chip, IEEE Trans. Ind. Electron., vol. 56, no. 3, Mar. 2009, 856–870.
- [9]. M.-H. Lee, K.-K. Shyu, P.-L. Lee, C.-M. Huang, and Y.-J. Chiu, Hardware implementation of EMD using DSP and FPGA for online signal processing, IEEE Trans. Ind. Electron., vol. 58, no. 6, Jun. 2011, 2473–2481.
- [10]. P. Cole and D. Ranasinghe, Eds., Networked RFID Systems Lightweight Cryptography Raising Barriers to Product Counterfeiting (1st e Berlin, Germany: Springer-Verlag, 2008).
- [11]. S. Piramuthu, Lightweight cryptographic authentication in passive RFID-tagged systems, IEEE Trans. Syst., Man, Cybern. C, Appl. Rev., vol. 38, no. 3, May 2008, 360–376.