

## Is a 600-1000V competitive Wurtzite Germanium Carbide power MOSFET having PECVD SiO<sub>2</sub> as the gate dielectric feasible?

Dr. Ravi Kumar Chanana

Self-Employed Independent Researcher, Greater Noida-201308, India

Corresponding author: Dr. Ravi Kumar Chanana.

**Abstract:** A power MOSFET on 2H-GeC having a wurtzite structure and a bandgap of 2.5 eV is proposed in this seedling article. A set of points are preliminarily listed in this short communication to study the feasibility of fabricating this device. It is the author's contention that a competent device is possible having a high surface field effect mobility of about 700cm<sup>2</sup>/V-s and an off-state voltage of 600-1000V can be achieved. The MOS device having plasma-enhanced chemical vapour deposited oxide with Nitrogen at the oxide/semiconductor interface by N<sub>2</sub> or NO annealing will have a low interface trap density and lower near interface trap density than 4H-SiC or 3C-SiC based MOS device that can operate at high temperature of 200°C or more, due to the carbide having a high thermal conductivity as in SiC. Currently, this proposal is an educated speculation by the author.

**Keywords:** Germanium Carbide, power MOSFET, PECVD oxide.

Date of Submission: 13-11-2019

Date of Acceptance: 27-11-2019

### I. Introduction

The abundance of Ge is 1.5 atoms in a million atoms of silicon on the earth making it more expensive than silicon, but the electron mobility in a Ge crystal is 3900 cm<sup>2</sup>/V-s as compared to 1400 cm<sup>2</sup>/V-s in silicon. This mobility can translate to higher surface mobility in a 2H-GeC power MOSFET. Since the native oxide on GeC would be GeO<sub>2</sub> which is water soluble, therefore a deposited oxide is proposed for the MOSFET. The wurtzite 2H-GeC having a bandgap of about 2.5 eV [1] may also prove to be a viable and competent semiconductor material for other power devices such as SCR and BJT.

### II. Theory

A set of speculative points are enlisted below as part of the theory and forms the basis for the affirmative feasibility. The points in this seedling article are as follows:

1. SCR operation is suitable at high voltage and high current at low switching speeds. BJT operation is suitable at low voltage and high current at medium switching speeds. MOSFET operation is suitable at medium voltage and high current at high switching speeds. The low frequency 1/f noise fluctuate drain current of MOSFETs operating at low switching speeds. SCR—originated from the Shockley diode at GE during 1955-1957 [2].
2. Linus Carl Pauling (Nobel)-Electronegativity—Carbon (At.no. 6, Carbides), Nitrogen (At no. 7, Nitrides), Oxygen (At no. 8, Oxides), Fluorine (At no. 9, Fluorides), SiC, GeC, GaN, SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub>, CF<sub>4</sub>, NF<sub>3</sub>
3. Baliga's figure of merit related to specific on resistance [3-4].
4. Wide Band Gap (WBG) Review [3-4].
5. –OH (hydrophilic) termination after RCA cleaning, unlike in Silicon which has H-(hydrophobic) termination [5].
6. GeO<sub>2</sub> native oxide is water soluble. SiC has the advantage that native oxide can be grown by oxidation in a furnace, but for GeC MOS device, a deposited oxide is required because the native oxide is water-soluble.
7. N<sub>2</sub> or NO annealing to reduce D<sub>it</sub>. SiC MOS device after N at interface is similar to GaN MOS device for the 600-700°C processing temperatures with same D<sub>NIT</sub> levels of 24 x 10<sup>11</sup>/cm<sup>2</sup>eV. At higher processing temperatures of 900-1000°C, GaN MOS device has a D<sub>NIT</sub> level of 40 x 10<sup>11</sup>/cm<sup>2</sup>eV. Therefore GeC MOS device with N at interface will give D<sub>NIT</sub> of about 20 x 10<sup>11</sup>/cm<sup>2</sup>eV, as it has a slightly smaller bandgap of 2.5 eV (similar to 3C-SiC at 2.38 eV) as compared to 3.23 for 4H-SiC. GeC is not expected to have high density of acceptor states near CB similar to 3C-SiC because the bandgap is 2.5 eV only and the acceptor states are near 2.8 eV above the VB edge. So, the mobility is expected to be high as in 3C-SiC, although the off-state voltage will be lower than in 4H-SiC having a larger bandgap of 3.23 eV. GaN MOS and GeC

MOS will have lower throughput and will be more expensive than MOS on SiC having a grown oxide that can be mass-produced due to thermal oxidation process involved. However, some niche applications can be assigned to GaN MOS which does not require processing to place N at the interface. Just as Si-C-O-N correlated bonds are formed at the interface in a SiC MOS device after NO annealing, Ge-C-O-N bonds would form at the oxide/semiconductor interface after NO annealing in GeC MOS device [6-9].

8. Deposited oxide, Oxide/Nitride/Oxide (ONO), Al<sub>2</sub>O<sub>3</sub>, PECVD SiO<sub>2</sub>.
9. Density of near-interface traps,  $D_{\text{NIT}} = (2.5/3.3) \times 12 \times 10^{11}/\text{cm}^2$  possible =  $9 \times 10^{11}/\text{cm}^2$ . If the low field leakage current observed on the n-type MOS device on 4H-SiC is same as the calculated displacement current, say for 20 nm oxide at  $1.7 \times 10^{-8} \text{ A}/\text{cm}^2$ , then the  $D_{\text{NIT}}$  becomes negligible and interface trap density becomes low. The surface field effect mobility will increase in the n-channel MOSFET on inverted p-type MOS device, but the oxide breakdown field will become lower due to presence of high density of positive fixed charges in the complementary p-type device with the same processing that gives negligible  $D_{\text{NIT}}$  on the n-type device [6-9].
10. Photovoltaic application is considered with GeC and ZrN as an absorber material (Neeti Gupta, Ph.D. Engg., 2016, New South Wales, Sydney, Australia).
11. Si<sub>3</sub>N<sub>4</sub> has even-odd combination of electrons which results in more bulk defects in silicon nitride. SiO<sub>2</sub> has even-even combination of electrons. So, it has less bulk defects. Oxygen in the SiO<sub>2</sub> also provides lower interface trap density with a semiconductor such as silicon. O (Atomic no. 8), N (7), Si (14).
12. Surface mobility in GeC (E<sub>g</sub>=2.5 eV) MOSFET could be 700-800 cm<sup>2</sup>/V-s as compared to 3C-SiC (E<sub>g</sub>=2.38 eV) MOSFET at 260 cm<sup>2</sup>/V-s. Electron bulk mobility in Ge is 3900 cm<sup>2</sup>/V-s as compared to Si is 1400 cm<sup>2</sup>/V-s. The higher mobility in Ge will translate to higher mobility in GeC.
13. The power MOSFET can work at temperatures greater than 200°C as the carbides have higher thermal conductivity.
14. 3C-SiC has a high density of intrinsic defects at  $1.8 \times 10^{33}/\text{cm}^3$ . The wurtzite 2H-GeC may or may not have that high density of defects. Ge has a density of intrinsic defects at  $6.7 \times 10^{17}/\text{cm}^3$  at present [10]. The technology can be improved to reduce defects density.
15. Abundance of Ge on earth is 1.5 atoms in 10<sup>6</sup> atoms of silicon on earth [Wikipedia].

### III. Results and Discussion

The speculative points in the theory results in a envision of a power MOSFET having a surface field effect mobility of up to 700 cm<sup>2</sup>/V-s that can work at 200°C and have a off-state voltage of 600-1000V.

### IV. Conclusion

A competitive power MOSFET on 2H-GeC having a high surface mobility is feasible, and it can work at high temperatures of 200°C or more. Other power devices such as an SCR, BJT, and IGBT can also be considered on wurtzite 2H-GeC semiconductor having a wide band gap of about 2.5 eV

### References

- [1]. A. Mahmood, L. Enrique Sansores, "Band structure and bulk modulus calculations of germanium carbide", J. Mater. Research, 2005;20(5):1101-1106.
- [2]. N. Holonyak, "The silicon p-n-p-n switch and controlled rectifier (thyristor)", IEEE Trans. On Power Electronics, 2001;16(1):8-16.
- [3]. B.J. Baliga, "Semiconductors for high voltage, vertical channel field effect transistors", J. Appl. Phys., 1982;53(3):1759-1764.
- [4]. B.J. Baliga, "Power semiconductor device figure of merit for high-frequency applications", IEEE Electron Device Letters, 1989;10(10):455-457.
- [5]. S. Dhar, O. Seitz, M.D. Halls, S. Choi, Y.J. Chabal, L.C. Feldman, "Chemical properties of oxidized silicon carbide surfaces upon etching in hydrofluoric acid", J. Am. Chemical Society, 2009;131:16808-16813.
- [6]. R.K. Chanana, "Correlated positive charges and deep donor and acceptor "Border" traps in Si and 4H-SiC MOS devices", IOSR-J. Electrical and Electronics Engineering, 2019; 14(4):49-55.
- [7]. R.K. Chanana, "The intertwined features of trap charges and surface mobility in the MOS and MOSFET devices fabricated on elemental silicon and compound semiconductors such as silicon carbide and gallium nitride", IOSR-JEEE, 2019;14(5):52-64.
- [8]. A. Agarwal, K. Han., B.J. Baliga, "Analysis of 1.2 KV 4H-SiC Trench-gate MOSFETs with thick trench bottom oxide", 2018 6<sup>th</sup> workshop on wide band gap power devices and applications", Oct.31, 2018, Atlanta, Georgia, USA.
- [9]. E. Dwi Indari, Y. Yamashita, R. Hasunuma, H. Oji, K. Yamabe, "Relationship between electrical properties and interface structures of SiO<sub>2</sub>/4H-SiC prepared by dry and wet oxidation", AIP Advances, 2019;9:105018.
- [10]. R.K. Chanana, "Intrinsic Fermi level and charged intrinsic defects density in doped semiconductors from the band offsets of MIS device interfaces", IOSR-J. Appl. Phys., 2017; 9(6):1-7.