Notes on Interface traps in 4H-Silicon Carbide Metal-Oxide-Semiconductor devices

Dr. Ravi Kumar Chanana

Self-Employed Independent Researcher, Greater Noida, India Corresponding author: Dr. Ravi Kumar Chanana

Abstract: Two observations and their analysis are performed in this short communication. One, the bulk defects $Z_{1/2}$ and EH_5 in the 4H-SiC epitaxial layers manifest themselves as SiO₂/4H-SiC interface states in the MOS device fabricated on them due to their high volume density. Two, there is new evidence suggesting formation of silicon nitride at the oxide/SiC interface after nitric oxide annealing of the oxidised 4H-SiC epitaxial surface resulting in K^0 defects that act as E' centres. The formation of either C-O-N bonds or N-N-N bonds at the interface keeps the fixed charge and near-interface trap density the same due to equal number of electrons in the bonds. Also, the charge correlation with Si<111>/SiO₂ structure remains unaffected due to the formation of either type of bonds at the SiO₂/4H-SiC (0001) interface.

Keywords: Defects, metal-oxide-semiconductor, Silicon Carbide, Silicon, NO annealing.

Date of Submission: 20-09-2020

Date of Acceptance: 05-10-2020

I. Introduction

Defects could be present in the bulk of a material such as a semiconductor or an insulator or it could be present at the semiconductor/insulator interface or metal/semiconductor interface. In semiconductors crystals, point defects are zero-dimensional defects. They can physically be a vacancy (Schottky defect), an interstitial, a vacancy-interstitial pair (Frenkel), extrinsic point defect as an impurity atom, or a split interstitial defect. In a compound semiconductor such as GaAs, the presence of two types of atoms opens the possibility of having a Ga atom in place of an As atom. This type of defect is called a Ga antisite defect. There could also be complexes of this defect with other native or extrinsic point defects such as a antisite-vacancy complex. Point defects are electrically active defects as they can be in more than one charge state as a donor or acceptor defect. As a donor, the defect is neutral when occupied by the electron and is positive after donating an electron. In the same way, the acceptor is negative when occupied by electron and becomes neutral when empty. Thus, the point defects can be classified as shallow level defects with their energy levels close to the CB or VB, or deep level defects with their energy levels away from the CB or VB edges. An understanding of point defect physics can be gained by combining theory and experiment [1]. Just like point defects, there are line defects such as dislocations, surface defects such as grain boundaries and volume defects such as precipitates and clusters. All these crystallographic defects in a semiconductor sample produce energy levels in the band gap and affect the device characteristics through generation and recombination currents. The trap close to the intrinsic Fermi level is the most effective generation-recombination centre. In a p^+n -junction and a metal-semiconductor Schottky diode, generation current via defects dominate in the reverse bias and the recombination current via defects dominate the diode current-voltage characteristics in forward bias. Defects can be good for the diode as a switch because the generation-recombination current reduces the carrier lifetime and thus turns on and off the switch faster. Defects can be bad for the diode as a detector, because the generation-recombination current increases the reverse biased leakage current in the diode and the change in current due to radiation is reduced.

II. Theory

There are many spectroscopic techniques to characterize bulk defects in the semiconductors such as Photoluminescence (PL), Deep Level Transient Spectroscopy (DLTS), Electrically Detected Magnetic Resonance (EDMR), and Electron Paramagnetic Resonance (EPR) [1]. Metal/semiconductor barrier height can be determined by current-voltage and/or capacitance-voltage method [2]. The semiconductor/insulator interface can be characterized for interface trap density determination using MIS device in depletion by techniques such as the Terman method, Conductance technique, Low frequency C-V technique, High frequency C-V technique, Combined High-Low frequency C-V technique and others [3]. Semiconductor/insulator band offsets can be determined using photoelectron spectroscopic techniques such as X-Ray Photoelectron Spectroscopy (XPS), Ultra-Violet Photoelectron Spectroscopy-Inverse Photoelectron Spectroscopy (EELS) is used to characterize

elements present in a material or semiconductor/insulator interface, particularly for low atomic number elements such as carbon, oxygen, nitrogen, silicon and others.

III. Results and Discussion

Two observations are brought to light in this short communication. First, the bulk defects in a semiconductor such as 4H-SiC show up as interface states in a metal-oxide-semiconductor (MOS) device fabricated on it. The terminated epitaxial surface is oxidised to form the MOS device after metallization of the oxidised surface. The semiconductor/oxide interface is further characterised by techniques such as the high-low capacitance-voltage measurement technique, to determine the interface trap density versus semiconductor bandgap energy plot. The plot clearly shows these defects at the right energy levels in the 4H-SiC bandgap. Second, the near-interface traps in the oxide of the 4H-SiC MOS device near the conduction band (CB) become neutral upon NO annealing, causing the fixed oxide charge density in the n-type 4H-SiC MOS device to become negligible. The EPR and EDMR signal from the unpaired electron also become very small after NO annealing because it cannot detect neutral traps. The neutral trap density is however determined by a new method of observing the low field leakage current in an n-type MOS device in accumulation.

Many studies on bulk defects in 4H-SiC have been performed. The author has selected three of them to enlighten the first observation [4-6]. Defects studies by Mannan et al. [4, 5] points to three bulk defects in 4H-SiC at E_c -0.67 eV named as $Z_{1/2}$, at E_c -1.04 eV named as EH₅, and at E_c -1.60 eV named as EH_{6/7}, all three having high density in the range of 10^{12} to 10^{13} /cm³. Defects study by Negoro et al. [6] indicates the energy position of two main stable defects, Z_{1/2} and EH_{6/7} at E_c-0.59 eV and E_c-1.66 eV, with the epitaxial layer grown at low C/Si ratio of less than 0.7. Their densities decrease by one order after very high temperature annealing at 1700°C or 1800°C. The energy position of the defects $Z_{1/2}$ and EH_5 in 4H-SiC are at about $E_v + 2.6$ eV and $E_v + 2.6$ 2.2 eV given that the experimental bandgap of 4H-SiC is 3.23 eV. These defects, because of their high density are visible as humps in the interface trap density (Dit) versus bandgap energy plot in Fig.2 of the study by Williams et al. on the wet-oxidised/wet re-oxidised 4H-SiC MOS devices [7]. The near-interface traps in the 4H-SiC MOS device are different from the above bulk traps and are known to be pinned at 2.9 eV from the 4H-, 6H- or 15R-SiC valence band (VB) [8]. Since the 2.9 eV position from the 4H-SiC VB is 5.83 eV from the SiO_2 VB, therefore these acceptor traps are indicative of being the E' centres in the SiO_2 which have this energy location in the SiO₂. $Z_{1/2}$ and EH_{6/2} are the two thermally most stable traps [4] which act as recombination centres and reduce the carrier generation lifetime in 4H-SiC in the range of 1ns to 1usec [9]. Out of these two defects, $Z_{1/2}$ is believed to be the dominant carrier lifetime reducing defect because the intrinsic Fermi level is at E_c -0.97 eV [10] and this trap is the closest to the intrinsic Fermi level thus acting as the most efficient recombination centre [11, 12]. The structure of all the bulk traps is not clear yet but is believed to be due to displacement of carbon atom in the SiC lattice [4, 5].

The second observation is considered next. It has been analysed and explained before by the author (an attempt was made) that dry or wet oxidation with or without wet re-oxidation at 950°C for 3 hrs, results in the SiO₂/4H-SiC interface having Si-C-O-O like bonds which form the E' centres with an associated positive charge trap that manifests itself as fixed oxide charge in the p-type device. The density has been shown to be 12 x 10^{11} /cm² and there are 22 electrons associated with C-O-O bonds based on the atomic numbers of carbon and oxygen. The NO annealing for 2 hrs at 1150°C or 1175°C is thought to replace one O with one N and form C-O-N bonds giving the total number of electrons as 21. This means that there is one less electron as compared to C-O-O and so the positive charge density doubles to 23.5×10^{11} /cm² in the p-type device. The corresponding E' centre in the n-type device which has another unpaired electron before NO annealing becomes neutral due to replacement of one O with one N that adds a positive charge [13]. There is new evidence from a study in Japan to suggest that after NO annealing Si_3N_4 is formed at the interface that has about 2 x 10^{14} / cm² nitrogen atom density which for a 2 nm interface becomes about 10^{21} /cm³ volume density. Silicon nitride based K⁰ defect centres have been observed which are characteristic of Silicon nitride [14]. Earlier in 2017, a workshop at the University of Maryland, USA, Taillon and co-researchers also showed silicon nitride like bonding at the SiO₂/SiC interface after NO annealing through EELS measurements. A comparative study of defects in silicon nitride and SiO₂ suggests that the K^0 centre in silicon nitride is similar to the E' centre in SiO₂ with the energy level predicted to be near midgap of the nitride. Two K⁰ defects can produce a set of positive and negative centres [15]. Since N-N-N bonds in Si-N-N-N also has 21 electrons based on the atomic number of Nitrogen, therefore the fixed oxide charge density in the p-type device will also be 23.5 x 10^{11} /cm² and in the n-type device with an additional unpaired electron will be neutral and have negligible fixed oxide charge density as observed and explained earlier [13]. The unpaired electron will make the number of electrons even to 22 causing neutral \hat{K}^0 centre in the n-type device [13]. Essentially, the entire analysis made earlier [13] with consideration of Si-C-O-N formation after NO annealing remains the same for consideration of Si-N-N-N formation because the number of electrons in C-O-N and N-N-N are the same at 21 based on the atomic number of carbon, oxygen and nitrogen. Further, the EDMR and EPR studies have shown that after NO annealing, the

EPR or EDMR signal becomes very small because they cannot detect neutral molecule unless there is an unpaired electron. This means that the small signal present is due to some non-stoichiometric silicon nitride as SiN_x or it could be due to some SiON present [14, 16-17]. However, a new method of finding the near-interface trap density in the n-type MOS device in accumulation is applied, that is based on the observation of low-field leakage current and compared with the displacement current in the oxide at a ramp rate of 0.1 V/s to determine the near-interface trap capacitance from which the near-interface trap density is obtained [18]. Two articles written about the correlation of fixed charge density and border trap density between Si<111>/SiO₂ interface and 4H-SiC(0001)Si/SiO₂ interface have the analysis applicable to Si-N-N-N formation after NO annealing for the same oxidizing ambient with similar processing temperatures [19-20]. Another evidence of the silicon nitride formation at the SiO₂/SiC interface is that the humps appearing due to bulk defects after wet re-oxidation at 950°C for 3 hrs disappear after NO annealing as shown in Fig.2 and Fig.3 of the study by Williams et al. [7]. It is to be kept in mind that nitride defect formation at the SiO₂/SiC interface after NO annealing is another possible outcome of NO annealing. The characterization of the interface is an ongoing research problem. In the end, the author in summary finds that Nitrogen at the SiO₂/SiC interface passivates P_b and P_{bC} traps of one type and introduces near-interface or border traps of another type. Since the overall field-effect mobility is increased after N at the interface when compared to mobility in the as-oxidised MOSFET, therefore N at the interface is necessary. The charge correlation studies by the author shows that mobility cannot be increased any further in 4H-SiC power MOSFET due to the minimum high density of border traps at the interface of low 10¹²/cm²eV order.

IV. Conclusions

Bulk defects in 4H-SiC semiconductor material epitaxial layer named as $Z_{1/2}$ and EH₅ manifest themselves as interface states in the MOS device fabricated by wet oxidizing the semiconductor followed by metallization, particularly when their volume densities are high or the order of 10^{12} to 10^{13} /cm³ in the semiconductor material. After NO annealing, they disappear due to possible silicon nitride formation at the SiO₂/4H-SiC interface. Fixed charge and border trap density determined with consideration of formation of Si-C-O-N bonds in the oxide and at the oxide/SiC interface does not change with consideration of formation of Si-N-N-N bonds because the number of electrons in the C-O-N and N-N-N bonds remain the same at 21, given the atomic number of carbon, oxygen and nitrogen as 6, 8, and 7. The analysis of the correlation of charges in 4H-SiC (0001) MOS device and the Si<111> MOS device also remains unaffected. Nitrogen at the SiO₂/4H-SiC interface passivates the P_b and P_{bC} traps of one type but creates border traps of another type limiting the surface field-effect mobility in the 4H-SiC n-channel power MOSFET.

References

- Alkauskas, M.D. McCluskey, and C.G. Van de Walle, "Tutorial: Defects in semiconductors- Combining experiment and theory", J. Appl. Phys., vol. 119, 181101, 2016.
- [2]. S.M. Sze, "Metal-Semiconductor Contacts" in "Physics of Semiconductor Devices", 2nd edition, Bell Laboratories, New Jersey, Wiley-Interscience publication, John-Wiley and Sons, NY, USA, 1981;245-311.
- [3]. E.H. Nicollian, J.R. Brews, MOS (Metal Oxide Semiconductor) Physics and Technology, Bell Laboratories, New Jersey, Wiley-Interscience publication, John-Wiley and Sons, NY, USA, 1982.
- [4]. M.A. Mannan, K.V. Nguyen, R.O. Pak, C. Oner, K.C. Mandal, "Deep levels in n-type 4H-Silicon Carbide epitaxial layers investigated by deep-level transient spectroscopy an isochronal annealing studies", IEEE Trans. on Nuclear Science, 2016;63(2):1083-1090.
- [5]. M.A. Mannan, S.K. Chaudhari, K.V. Nguyen, K. C. Mandal, "Effect of Z1/2, EH5, and Ci1 deep defects on the performance of ntype 4H-SiC epitaxial layers Schottky detectors: Alpha spectroscopy and deep level transient spectroscopy studies", J. Appl. Physics, 2014;115:224504.
- Y. Negoro, T. Kimoto, H. Matsunami, "Stability of deep centres in 4H-SiC epitaxial layers during thermal annealing", Appl. Phys. Letts., 2004;85(10):1716-1718.
- [7]. J.R. Williams, G.Y. Chung, C.C. Tin, K. McDonald, D. Farmer, R.K. Chanana, R.A. Weller, S.T. Pantelides, O.W. Holland, M.K. Das, L.A. Lipkin, L.C. Feldman, "Nitrogen passivation of the interface states near the conduction band edge in 4H-Silicon Carbide", Mat. Sci. Res. Symp. Proceedings, 2001;640:H3.5.1-H3.5.12.
- [8]. R. Schorner, P. Friedrichs, D. Peters, D. Stephani, "Significantly improved performance of MOSFET's on Silicon Carbide using the 15R-SiC polytype", IEEE EDL, 1999;20(5):241-244.
- M.J. Marinella, D.K. Schroder, Gilyong Chung, M.J. Loboda, T. Isaacs-Smith, J.R. Williams, "Carrier generation lifetimes in 4H-SiC MOS capacitors", IEEE Trans. On ED, 2010;57(8):1910-1923.
- [10]. R.K. Chanana, "Intrinsic Fermi level and charged intrinsic defects density in doped semiconductors from the band offsets of MIS device interfaces", IOSR-J. Appl. Phys., 2017;9(6):1-7.
- [11]. P.B. Klein, B.V. Shanabrook, S.W. Huh, A.Y. Polyakov, M. Skowronski, J.J. Sumakeris, M.J. O'Loughlin, "Lifetime-limiting defects in n 4H-SiC epilayers", Appl. Phys. Letts, 2006;88:052110.
- [12]. R.S. Muller, T.I. Kamins with M. Chan, "Currents in pn junctions" in "Device Electronics for Integrated Circuits", third edition, John Wiley and Sons, NY, 2003;226-277.
- [13]. R.K. Chanana, "High density of deep acceptor traps near the 4H-SiC conduction band limits surface mobility and dielectric breakdown field in a n-channel 4H-SiC MOSFET", IOSR-J. Electrical and Electronics Engg., 2019;14(4):1-8.
- [14]. E. Higa, M. Sometani, H. Hirai, H. Yano, S. Harada, T. Umeda, "Electrically detected magnetic resonance study on interface defects at nitride Si-face, a-face, and m-face, 4H-SiC/SiO₂ interfaces", Appl. Phys. Letts., 2020;116:171602.

- [15]. W.L. Warren, J. Kanicki, E.H. Poindexter, "Paramagnetic point defects in silicon nitride, and silicon oxynitride thin films on silicon", Colloids and Surfaces A: Physicochemical and Engineering Aspects, 1996; 115:311-317.
- [16]. J. Rozen, S. Dhar, M.E. Zvanut, J.R. Williams, L.C. Feldman, "Density of interface states, electron traps, and hole traps as a function of the nitrogen densityin SiO₂ on SiC", J. Appl. Phys., 2009;105:124506.
- [17]. J.P. Ashton, P.M. Lenahan, D.J. Lichtenwalner, A.J. Lelis, M.A. Anders, "Electrically detected magnetic resonance study of barium and nitric oxide treatments of 4H-SiC metal-oxide-semiconductor field-effect transistors", J. Appl. Phys., 2019;126:145702.
- [18]. R.K. Chanana, "Interrelated current-voltage/capacitance-voltage traces based characterization study on 4H-SiC metal-oxidesemiconductor devices in accumulation and Si device in inversion along with derivation of the average oxide fields for carrier tunneling from the cathode and the anode", IOSR-J. Electrical and Electronics Engg., 2019;14(3):49-63.
- [19]. R.K. Chanana, "Correlated positive charges and deep donor and acceptor "Border" traps in Si and 4H-SiC MOS devices", IOSR-J. Electrical and Electronics Engg., 2019; 14(4):49-55.
- [20]. R.K. Chanana, "The intertwined features of trap charges and surface mobility in the MOS and MOSFET devices fabricated on elemental silicon and compound semiconductors such as silicon carbide and gallium nitride", IOSR-J. of Electrical and Electronics Engg., 2019;14(5):52-64.

Dr. Ravi Kumar Chanana, "Notes on Interface traps in 4H-Silicon Carbide Metal-Oxide-Semiconductor devices." *IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE)*, 15(5), (2020): pp. 36-39.