PV panel based Half Bridge Three level DC/DC Converter using Capacitor Voltage Control Strategy

M. Narender Reddy¹, P. Sravan Kumar², G. Revan Sidda³

¹(Asso.prof, Dept of EEE in Aurora's Scientific Technological and Research Academy, (JNTUH), INDIA) ²(Sr.Asst. Prof, Dept of EEE in Aurora's Scientific Technological and Research Academy, (JNTU-H), INDIA) ³(Asst. Prof, Dept of EEE in Aurora's Scientific Technological and Research Academy, (JNTU-H), INDIA)

Abstract: Three-level (TL) dc-dc converters are widely used in high-voltage input applications for the reason that the voltage stress on the power switches is only half of the input voltage. For the half-bridge TL dc-dc converter, the asymmetry of the main circuit and drive circuit result in voltage unbalance among the input divided capacitors and blocking capacitor, which will cause higher voltage stress on the power switches and the rectifier diodes. This paper proposes a novel capacitor voltage control strategy based on PV panel to adjust duty cycle and phase shift of the positive and negative half-cycles so that the voltage of the input-divided capacitors and blocking capacitor are corrected and the reliability of the converter can be guaranteed. An 800-V input from the PV panel to 28-V/2-kW output simulation is done. The experimental results are shown to verify the theoretical analysis and the proposed control strategy

Keywords: PV Source Modeling, Capacitor voltage control, half-bridge three-level (TL) converter, voltage unbalance.

I. INTRODUCTION

THREE-LEVEL (TL) converters have the advantages that the voltage stress on the power switches is only half of the input voltage [1] so that they are very suitable for the high-voltage input applications, such as subway, high-speed train, ship-electric-power-distribution system, and so on [2]-[4]. Meanwhile, half-bridge TL dc-dc converters can achieve zero-voltage switching (ZVS) of the power switches [5].Ruan et al. [6] presented the derivation process of half-bridge TL converter and the voltage stress of each switch is half of the input voltage V_{in} . However, because of the asymmetry of the switches in series and the drive circuits, the switches suffer different voltage stress when they are shut down. So the free-wheeling diodes are introduced to ensure that the voltage stress on the switches is V_{in} /2 [7]. But the outer two switches have to be shut down prior to the corresponding inner switches to keep the converter operating normally. In order to decouple the switching process of the two switches in series, the flying capacitor is employed [8], [9]. Then, there is no limit to the switching sequence of the outer and inner switches. The converter achieves ZVS for the switches with the use of a leakage inductor and the output capacitors of the switches. But, the rectifier diodes suffer volt-age oscillation and spikes. In order to solve this problem, Ruan et al. [10], [11] introduced two clamping diodes to eliminate the oscillation and clamp the rectified voltage. The input-divided capacitors will be paralleled with the flying capacitor though the clamping diodes, respectively, in different switching mode. If the voltage of the flying capacitor is not equal to $V_{\rm in}$ /2, the voltage difference between the input-divided capacitors and the flying capacitor will result in large current spike surges through the clamping diodes and damage them. Considering of the re-liability of the clamped diodes and conduction losses of the freewheeling diodes, Barbi et al. [12] proposed the four-switch half-bridge TL converter without clamping diodes and flying capacitor. It can still make sure that the voltage stress of four switches is $V_{in}/2$ and has no rush current in circuit. However, if the voltage of the input divided capacitors and blocking capacitor is not equal to $V_{\rm in}$ /2, the voltage stress on the power switches and the rectifier diodes will be raised and damage the converter.

Based on the four-switch half-bridge TL converter [12], a novel capacitor voltage control strategy is proposed to correct the voltage unbalance and keep the converter operating safely.

II. PV SOURCE MODELING

PV generator as input source has significant effect on the converter dynamics. The nonlinear V -I characteristic of a PV generator can be modeled using current source, diode, and resistors. The single-diode model shown in Fig. 2 (a) is widely used for the PV source modeling. This model provides a trade- off between accuracy and complexity. Thevenin's equivalent model with non constant voltages and resistances has been proposed in to closely approximate the characteristic of PV generator. The Thevenin's based model provides simpler prediction and computation for the maximum power point of PV array under different operating conditions. Thevenin's theorem is not valid for a nonlinear model, but the nonlinear model could be represented by a linear one with non constant parameters. In for example, the piece- wise linearization is used

to linearize the diode. The parameters in Fig. 2(a) can be estimated using the manufacturer's datasheet. As shown in Fig. 2(b), the actual diode characteristic has been divided into three regions and the characteristic in each region is approximated as a straight line. Each line can be further represented by a set of voltage source $V_{X,n}$ and resistance one of the boundary points such that the operation at this point has no approximation error. The single-diode model of the PV generator with linearized diode is shown in Fig. 2(c), where the diode is approximated by the voltage source $V_{X,n}$ and resistance R_d . The values of V_X and R_d are dependent on the operation region of the PV generator. The Thevenin's equivalent model of Fig. 2(c) is shown in Fig. 2(d). From the derivation in, the $V_{pv_th,n}$ and $R_{pv_th,n}$ can be calculated by

$$V_{\text{pv_th},n} = V_{x,n} + R_{D,n} \cdot \frac{R_{\text{sh}} \cdot I_{\text{ph}} - V_{x,n}}{R_{\text{sh}} + R_{D,n}}$$

$$R_{\text{pv_th},n} = R_{\text{ph}} + \frac{R_{\text{sh}} \cdot R_{D,n}}{R_{\text{sh}} + R_{D,n}}$$

$$R_{\rm pv_th,n} = R_{\rm s} + R_{\rm sh} + R_D$$




Fig. 2. Thevenin's equivalent circuit derived from the single-diode model.(a) Single-diode model of a PV generator.(b) V - I characteristic of diode: actual

and linear approximation . (c) Single-diode model with linearized diode.(d) Thevenin's equivalent circuit for a single-diode model with linearized diode.

III. Analysis Of Voltage Unbalance

Fig.3.1 (a) shows the main circuit and key waveforms of the half-bridge TL dc-dc converter. C_{d1} and C_{d2} are the input-divided capacitors. C_b is the blocking capacitor. Q_1-Q_4 are the power switches, D_1-D_4 are the body diodes of Q_1-Q_4 , and C_1-C_4 are the parasitic capacitors of Q_1-Q_4 . T_{R1} and T_{R2} are the transformers, turn ratio (primary to secondary): K. L_{f1} and L_{f2} are the output inductors. D_{R1} and D_{R2} are the rectifier diodes. Considering the duty cycle loss, D_p is the duty cycle of the positive half-cycle, D_n is that of the negative half-cycle. T_{sf} is the freewheeling time of the positive half-cycle; T_{nf} is that of the negative half-cycle. T_s is the switching cycle. v_{AB} is the voltage between A and B, i_p is the primary current, V_{in} is the input voltage, V_{Cb} is the voltage of C_b , V_{Cd1} and V_{Cd2} are, respectively, the voltage of C_{d1} and C_{d2} . V_o is the output voltage. i_{DR1} and i_{DR2} are the current of D_{R1} and D_{R2} . i_{Lf1} and i_{Lf2} are the current of L_{f1} and L_{f2} . I_o is the output current

When the converter operates at a steady state, the magnetic flux distribution of the transformer is balanced. Operation modes are shown in Fig. 2(a)-(c), the equation can be derived:

$$\left(V_{\rm in} - V_{\rm Cb}\right) D_{\rm p} T_{\rm s} = V_{\rm Cb} D_{\rm n} T_{\rm s}.\tag{1}$$




Fig. 3.1(b) Fig. 3.1. Four-switch half-bridge TL converter. (a) Main circuit. (b) Keywaveforms.

In the ideal operation conditions, the driving signals are symmetrical and $D_p = D_n$, so $V_{Cb} = V_{in} / 2$. In the freewheeling modes, as shown in Fig. 4.1(b)–(d), $T_{pf} = T_{nf}$. The initial current of the freewheeling modes are equal, so $V_{Cd1} = V_{Cd2} = V_{in} / 2$.

In practice, there is time delay of the control and drive circuits $D_p \neq D_n$, $T_{pf} \neq T_{nf}$, which results in the voltage of the input divided capacitors and the blocking capacitor not equal to V_{in} /2. The voltage stress and current stress of the primary-side switches and rectifier diodes are raised. The detailed analysis is as follows.

A. Duty Cycle Unbalanced of Positive and Negative Half-Cycles

If $D_{\rm p} \neq D_{\rm n}$, $V_{\rm Cb}$ can be derived from (1)

$$V_{\rm Cb} = \frac{D_{\rm p} V_{\rm in}}{D_{\rm p} + D_{\rm n}}.$$
 (2)

If $D_p > D_n$, $V_{Cb} > V_{in}/2$; conversely, $D_p < D_n$, $V_{Cb} < V_{in}/2$. Let $D_p > D_n$, $V_{Cb} > V_{in}/2$, as shown in Fig. 4.2(a). Ignoring the process of soft switching, the ampere-second product of C_b in D_pT_s , D_nT_s is zero and the initial current I_p , I_n in T_{pb} , T_{nf} can be derived as follows:

$$I_{\rm p} = \frac{D_{\rm n}I_{\rm o}}{K\left(D_{\rm p} + D_{\rm n}\right)} + \frac{V_{\rm o}\left(1 - D_{\rm p}\right)T_{\rm s}}{2KL}$$
$$I_{\rm n} = \frac{D_{\rm p}I_{\rm o}}{K\left(D_{\rm p} + D_{\rm n}\right)} + \frac{V_{\rm o}\left(1 - D_{\rm n}\right)T_{\rm s}}{2KL}$$
(3)

where *L* is the output inductance. From (3), the average current and current ripple in D_pT_s is smaller than in D_nT_s , $I_p < In$, so there is voltage unbalance between the input-divided capacitors. $T_{pf} = T_{nf}$, at steady-state, the ampere-second product of C_{d1} is zero in T_{pf} and T_{nf}

$$I_p T_{\rm pf} = I_n T_{\rm nf} \tag{4}$$

where I_p , I_n are, respectively, the average current in T_{pf} , T_{nf} . Then, $I_p = I_n$. Thus, $V_{Cd1} > V_{Cb}$ so that the primary currentin T_{pf} is raised and in T_{nf} is reduced. Finally, $I_p = I_n$. Therefore, it can be concluded that when $D_p \neq D_n$, if $D_p > D_n$, V_{Cb} is higher than $V_{in}/2$ and V_{Cd1} is higher than V_{Cb} .

B. Phase Shift Between Positive and Negative Half-Cycles is not 180°

the phase shift between the positive and negative half-cycles is not equal to 180°, but $D_p = D_n = D$, as shown in Fig. 4.2(b), from (2), $V_{p} = V_{p}$ (2)

from (2), $V_{\rm Cb} = V_{\rm in} / 2$.

If $T_{\text{pf}} \neq T_{\text{nf}}$, let the angle of the phase shift between the positive and negative half-cycles be $180\circ -\theta(\theta > 0)$, Tpf, T_{nf} are

derived as follows:

$$T_{\rm pf} = \left(\frac{1}{2} - D\right) T_{\rm s} - \frac{\theta}{180} T_{\rm s}, T_{\rm nf} = \left(\frac{1}{2} - D\right) T_{\rm s} + \frac{\theta}{180} T_{\rm s}.$$
(5)

So, $T_{\rm pf} < T_{\rm nf}$. From (3), it can be drawn that $I_{\rm p} = I_{\rm n}$. From(4), it can be drawn that $I_p > I_n$. So $V_{\rm Cd1}$ must be higher than $V_{\rm Cb}$ so that the current in $T_{\rm pf}$ is raised and in $T_{\rm nf}$ is reduced. Then, I_p is higher than I_n . So $V_{\rm Cd1} > V_{\rm Cb} = V_{\rm in}$ /2. Therefore, the conclusion can be drawn that when the phase shift between the positive and negative half-cycles is not equal to 180°, the smaller the phase shift, the higher the $V_{\rm Cd1}$. The voltage of the blocking capacitor $C_{\rm b}$ is not affected.

IV. Capacitor Voltage Control Strategy

This paper proposes a novel capacitor voltage control strategy to solve the issue of voltage unbalance among the blocking capacitor and the input-divided capacitors by regulating the duty cycle and phase shift. Fig. 4.3 shows the key waveforms of capacitor voltage control circuit. Triangle carriers $VTRI_1$ and $VTRI_2$ have the same amplitude and 180° phase shift. The driving signals Q_2 dri and Q_4 dri are generated by comparing the error signal of the output voltage regulator VEA Vo with VTRI1 and VTRI2, respectively, as Drive1 shows. In the ideal conditions, Q2 dri, Q4 dri , and the main circuit are absolutely symmetrical. The voltages of Cd1, Cd2, and Cb are all equal to $V_{in}/2$. Fig. 5 shows the capacitor voltage control circuit diagram. If voltage unbalance occurs in the converter, the operation process is analyzed in the following. Vof is the sampling voltage of Vo, Vo ref is the voltage reference of the output, V_{Cb} f is the sampling voltage of V_{Cb} , $V_{cin f}$ is the sampling voltage of V_{in} , and V_{Cd1} f is the sampling voltage of V_{Cd1}. VEA C_b is the error output of the blocking capacitor voltage regulator, and VEA Cd is the error output of the input-divided capacitor Cd1 voltage regulator. The corrected signal VEA C_b is added to VEA V_o as VEA₁ and subtracted from VEA V_o as VEA₂. VEA C_d is added to VEA₁ as VEA₃ and subtracted from VEA1 as VEA4; VEA Cd is added to VEA2 as VEA5 and subtracted from VEA2 as VEA6. A1 and A2 are generated by comparing VEA3 and VEA4 with VTRI1, respectively, A3 and A4 are generated by comparing VEA₅ and VEA₆ with VTRI₂, respectively. Clock₁ and Clock₄ can be obtained by capturing the trailing edge of A_1 and A_4 with the trailing edge capture pulse generator, respectively, Clock₂ and Clock₃ can be obtained by capturing the rising edge of A_2 and A_3 with the rising edge capture pulse generator, respectively. Clock₁, Clock₂ generate Q₂ dri and Clock₃, Clock₄ generate Q₄ dri by the RS triggers.

In the blocking capacitor voltage control circuit, if $V_{Cb} < V_{in} / 2$, VEA C_b is positive to increase VEA₁ and reduce VEA₂. So the duty cycle of Q_2 dri is reduced and that of Q_4 dri is increased, as *Drive*2 shows in Fig. 4.4. V_{Cb} is raised quickly. Otherwise, V_{Cb} is reduced quickly. Finally, V_{Cb} is corrected to $V_{in} / 2$. In the voltage sharing circuit of the input divided capacitors, if $V_{Cd1} > V_{in} / 2$, VEA C_d is negative to reduce VEA₃, VEA₅ and increase VEA₄, VEA₆. The pulse width of A_{1,A_3} is increased and that of A_{2,A_4} is reduced. The rising edge and trailing edge of Q_2 dri are all moved back, and those of Q_4 dri are all moved toward, as *Drive*3 shows. T_{pf} is increased and T_{nf} is reduced. So the time in which C_{d1} is discharged is increased and C_{d2} is charged is reduced. Thus, V_{Cd1} is reduced. Otherwise, V_{Cd1} is raised. Finally, $V_{Cd1} = V_{Cd2} = V_{in} / 2$.

From the analysis before, the blocking capacitor voltage control circuit and the divided capacitors voltage sharing circuit only regulate one controlled signal, respectively, so that the converter can tend toward stability quickly.




Fig. 4.1. Operation modes of the converter. (a) [Prior to *t*0], (b) [*t*1-72], (c) [*t*4-75], (d) [*t*6-77].






Fig. 4.2. Asymmetrical drive signals operation conditions. (a) Duty cycle unbalanced in positive and negative half cycles. (b) Phase shift of positive and negative half-cycles not 180 .





V. CONCLUSION

This paper analyzed the reasons that result in voltage unbalance among the divided capacitors and blocking capacitor in the four-switch half-bridge TL converter. Then, a novel capacitor voltage control strategy was proposed to control the capacitor voltage by regulating the duty cycle and phase shift of the positive and negative half-cycles. Finally, an PV panel based 800-V input 28-V/2-kW output are verified the theoretical analysis.

Acknowledgements

About the Authors:



M. Narender Reddy, Obtained his B.Tech Degree from JNTU in 2002, and he has done his post graduation in power electronics and Industrial drives in 2008 from J.N.T.U Hyderabad. He is currently pursuing Ph.D in energy systems, J.N.T.U Hyderabad. His research interests are in the area Energy systems, Power electronics and electrical machines. Presently, he is working as Associate professor and also heading the department of EEE at Aurora's Scientific, Technological & Research academy Hyderabad Andhra Pradesh, India. As the head of Department in he has published several papers and also organized various workshops for the benefit of the students.

Mr. P. Sravan kumar, at present is a Sr. Assistant Professor department of Electrical &



Electronics Engineering, Aurora's Scientific, Technological & Research academy Hyderabad Andhra Pradesh, India. He received B.Tech. degree in Electrical and Electronics Engineering from J.N.T.U Hyderabad in2008, M.Tech (Power Electronics) from J.N.T.U, Hyderabad India He published several papers in various National, International Conferences and Journals. His research interests accumulate in the area of Power Electronics, DC-DC Converters, and Renewable energy sources and Electrical Machines. Mr. G. Revan Sidda, at present is a Assistant Professor department of Electrical &



Mr. G. Revan Sidda, at present is a Assistant Professor department of Electrical & Electronics Engineering, Aurora's Scientific, Technological & Research academy Hyderabad Andhra Pradesh, India. He received B.Tech. degree in Electrical and Electronics Engineering from J.N.T.U Hyderabad in2010, He is currently pursuing M.Tech (Power Electronics and Electrical Drives) from J.N.T.U, Hyderabad India. His research interests accumulate in the area of Power Electronics, Drives, DC-DC Converters, AC-DC Converters and Renewable energy sources and Electrical Machines.

REFERENCES

- A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, Sep./Oct. 1981.
- D. Fu, F. C. Lee, Y. Qiu, and F. Wang, "A novel high-power-density three-level LCC resonant converter with constant-power-factor-controlfor charging applications," *IEEE Trans. Power Electron*, vol. 23, no. 5, pp. 2411–2420, Sep. 2008.
- [3] S. Byeong-Mun, R. McDowell, A. Bushnell, and J. Ennis, "A three-level dc-dc converter with wide-input voltage operations for ship-electricpower-distribution systems," *IEEE Trans. Plasma Sci.*, vol. 32, no. 5, pp. 1856–1863, Oct. 2004.
- [4] A. D. Cheok, S. Kawamoto, T.Matsumoto, andH.Obi, "High power ac/dc converter and dc/ac inverter for high speed train applications," in *Proc.IEEE TENCON*, Sep. 2000, vol. 1, pp. 423–428.
- [5] X. Ruan, L. Zhou, and Y. Yan, "Soft switching PWM three-level converters," *IEEE Trans. Power Electron.*, vol. 16, no. 5, pp. 612–622, Sep.2001.
- [6] X. Ruan, B. Li, and Q. Chen, "Three-level converters-a new approach for high voltage and high power DC-to-DC conversion," in Proc. IEEE PowerElectron. Spec. Conf., 2002, vol. 2, pp. 663–668.
- J. R. Pinheiro and I. Barbi, "The three-level ZVS-PWM DC-to-DC converter," *IEEE Trans. Power Electron.*, vol. 8, no. 4, pp. 486–492, Oct.1993.
- [8] F. Canales, P. M. Barbosa, J. M. Burd'10, and F. C. Lee, "A zero-voltageswitching three-level DC/DC converter," in Proc. INTELEC, 2000,pp. 512–517.
- X. Ruan, B. Li, and J. Li, "Zero-voltage-switching PWM three-level converter with current-doubler-rectifier," in Proc. Appl. Power Electron. Conf., 2002, vol. 2, pp. 981–987.
- [10] X. Ruan, D. Xu, L. Zhou, Bin Li, and Q. Chen, "Zero-voltage-switching PWM three-level converter with two clamping diodes," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 790–799, Aug. 2002.
- [11] K. Jin, X. Ruan, and F. Liu, "An improved ZVS PWM three level converter," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 319–329, Feb.2007.
- [12] I. Barbi, R. Gules, R. Redl, and N. O. Sokal, "DC-DC converter: four switches Vpk=Vin /2, capacitive turn-off snubbing, ZV turn-on," *IEEETrans. Power Electron.*, vol. 19, no. 4, pp. 918–927, Jul. 2004.
- [13] A.Kwasinski, "Identification of feasible topologies formultiple-input DCDC converters," *IEEE Trans. Power Electron.*, vol. 24, no. 3, pp. 856–861, Mar. 2009.
- [14] S. Yu and A. Kwasinski, "Analysis of a soft-switching technique for isolated time-sharing multiple-input converters," in Proc. IEEE Appl. PowerElectron. Conf., 2012, pp. 844–851.
- [15] D. Liu and H. Li, "A ZVS bi-directional DC-DC converter for multiple energy storage elements," IEEE Trans. Power Electron., vol. 21, no. 5,pp. 1513–1517, Sep. 2006.
- [16] H. Tao, A. Kotsopoulos, J. L. Duarte, and M. A. M. Hendrix, "Triplehalf-bridge bidirectional converter controlled by phase shift and PWM,"in Proc. IEEE Appl. Power Electron. Conf., Mar. 2006, pp. 1256–1262.