

Design of Low Power Column bypass Multiplier using FPGA

J. Sudha Rani¹, D. Ramadevi², B. Santhosh Kumar³, Jeevan Reddy K⁴

¹Dept. of ECE, Teegala Krishna Reddy Engineering College, Andhra Pradesh, India

²Assistant Professor, Dept. of ECE, Teegala Krishna Reddy Engineering College, Andhra Pradesh, India

³Dept. of ECE, Anurag Engineering College, Ananthagiri Village, Kodad, India

⁴Associate Professor, Dept. of ECE, Teegala Krishna Reddy Engineering College, Andhra Pradesh, India

Abstract: It is well known that multipliers consume most of the power in DSP computations. Hence, it is very important for modern DSP systems to develop low-power multipliers to reduce the power dissipation. In this paper, we present low power Column bypass multiplier design methodology that inserts more number of zeros in the multiplicand thereby reducing the number of switching activities as well as power consumption. The switching activity of the component used in the design depends on the input bit coefficient. This means if the input bit coefficient is zero, corresponding row or column of adders need not be activated. If multiplicand contains more zeros, higher power reduction can be achieved. To reduce the switching activity is to shut down the idle part of the circuit, which is not in operating condition. Use of look up table is an added feature to this design. Further low power adder structure reduces the switching activity. Flexibility is another critical requirement that mandates the use of programmable components like FPGAs in such devices.

Keywords: Low Power, Multiplier, Reduced Switching, Column Bypassing

I. Introduction

As we get closer to the limits of scaling in Complementary metal oxide semiconductor (CMOS) circuits, power and heat dissipation issues are becoming more and more important. In recent years, the impact of pervasive computing and the internet have accelerated this trend. The applications for these domains are typically run on battery-powered embedded systems. The resultant constraints on the energy budget require design for power as well as design for performance at all layers of system design. Thus reducing power consumption is a key design goal for portable computing and communication devices that employ increasingly sophisticated and power hungry signal processing techniques. Flexibility is another critical requirement that mandates the use of programmable components like FPGAs in such devices.

The multiplication is an essential arithmetic operation for common DSP applications, such as filtering and fast Fourier Transform (FFT). To achieve high execution speed, parallel array multipliers are widely used. These multipliers tend to consume most of the power in DSP computations, and thus power-efficient multipliers are very important for the design of low-power DSP systems.

This paper presents a new multiplier design in which switching activities are reduced through architecture optimization. This paper is organized as follows. In the next section we give some preliminary information, including array multiplier architectures and previous works on low power multipliers. Our multiplier design is presented in Section 3, and some experimental results on the performance of various multipliers are shown in Section 4.

II. Preliminaries

A. Parallel Multiplier

Consider the multiplication of two unsigned n -bit numbers, where $A = a_{n-1}a_{n-2} \dots a_0$ is the multiplicand and $B = b_{n-1}b_{n-2} \dots b_0$ is the multiplier. The product $P = p_{2n-1}p_{2n-2} \dots p_0$ can be written as follows:

$$P = \sum_{i=0}^{n-1} \sum_{j=0}^{n-1} (a_i b_j) 2^{i+j} \quad (1)$$

A 4X4 unsigned multiplication example is shown in figure 1. The multiplicand A_i is added to the incoming partial product bit based on the value of the multiplier bit B_j . Each row adds the multiplicand to the incoming partial product, PP_i to generate the outgoing partial product PP_{i+1} , if $Y_i = 1$. If $Y_i = 0$, PP_i is passed vertically downward unchanged.

B. Multiplier Design

The low power multiplier can be constructed as shown in figure 7. It is organized in three units as Detection of Zero Unit, Booth Recoding Unit and Multiplication Unit.




Figure 6. Proposed multiplier architecture

Detection of zero units:

This unit scan the number of zeros and their respective position in the multiplicand, so as to bypass the corresponding column. If multiplicand contain at least one zero then it will feed the column bypass multiplier and multiplication will be performed using column bypassing. If multiplicand does not contain zero, multiplicand will be given to the Booth Recoding Unit and after that multiplication will perform.

Booth Recoding Unit:

This unit chooses force the multiplicand to have greater number of zeros in case multiplicand does not have zero using Booth Table 1.

Table 1: - Booth Recoding Table

Multiplicand Bit i	Bit i-1	Version of multiplier selected by bit i
0	0	0 X M
0	1	+1 X M
1	0	-1 X M
1	1	0 X M

Column Bypassing Multiplier :

The column bypassing multiplier is constructed as follows. First, the modified HA cell is shown in Figure 7(b). Note that we only need two three-state gates and one multiplexor in this design. If $a_j = 0$, the HA will be disabled. For a Braun multiplier, there are only two inputs for each FA in the first row (i.e., row 0). Therefore, when $a_j = 0$, the two input of $FA_{0,j}$ are disabled, and thus its output carry bit will not be changed. Therefore, all three inputs of $FA_{1,j}$ are fixed, which prohibit its output from changing.




Figure 7: (a) Modified FA cell for column bypassing multiplier. (b) Modified HA cell for column bypassing multiplier.

The total number of full adders required to design column bypass multiplier are $n*(n-2)$. The total number of half adders required to design column bypass multiplier are n . The total number of tristate buffers required to design column bypass multiplier are $2*n*(n-1)$. The total number of 2 TO 1 Multiplexers required to design column bypass multiplier are $(n-1)*(n-1)$.

Figure 8 shows the 4x4 low power multiplier structure. This technique will be very useful as we go for higher width of the multiplicand specially when there are successive numbers of ones. If multiplicand contain at least one zero, it does not use the Booth recoding unit and if multiplicand is "11" then only it will use Booth recoding table shown in table 1. So we do not need sign bit circuitry.




Figure 8. A 4x4 multiplier structure.

IV. Experimental Results

In order to evaluate the performance of 32-bit low power parallel multiplier, we implement all these designs on Spartan 3E FPGA. We compare the performance of this design with array multiplier and row bypassing multiplier. The design was synthesized on Xilinx 9.2i. Synthesized results on Xilinx XST are shown below in table 2 and 3 respectively. Simulation results for the array multiplier are given in figure 9 and for proposed multiplier is given in figure 10.

Thus this method uses more number of slices compared to earlier methods. However, since number of logic elements available is large in most of the today's FPGA this is not considered as a negative point, since power reduction is a prime goal. The experimental results show that the row-bypassing design and the array bypassing design actually consume more power due to the extra bypassing logic and our proposed design reduces the power dissipation. Simulation results for the array multiplier and Row Bypassing multiplier are given in figure 9, 10 and for proposed multiplier is given in figure 11.

Table 2:- Synthesis results on XPower Tool

Multiplier Type(32bit)	Array Multiplier	Row Bypass	Proposed
Vendor	Xilinx	Xilinx	Xilinx
Device and Family	Spartan 3E	Spartan 3E	Spartan 3E
Estimate Delay	87.636nsec	114.677nsec	80.870nsec
Total memory usage	299.736 MB	198.008MB	181.528MB
Power Dissipation	264 mW	184.77 mW	169.57mw

Table 3: - Synthesis results on Xilinx ST

Multiplier (32x32)	Number of LUTs
Without bypassing	2015
Row Bypassing	2960
Proposed	2014




Figure 9(a) simulation results for 32-bit array multiplier

	Voltage (V)	Current (m)	Power (m)
Quiescent		2.00	5.00
Total Pow			264.00
Startup Curr		0.00	
Battery Capacity (mA Hours)			0.00
Battery Life (Hours)			0.00

Figure 9(b) simulation results for 32-bit array multiplier




Figure 10(a) simulation results for 32-bit Row Bypassing multiplier

	Voltage (V)	Current (mA)	Power (mW)
Vccint	1.2		
Dynamic		17.60	21.12
Quiescent		26.91	32.29
Vccaux	2.5		
Dynamic		0.00	0.00
Quiescent		18.00	45.00
Vcco25	2.5		
Dynamic		32.54	81.36
Quiescent		2.00	5.00
Total Power			184.77
Startup Current (mA)		0.00	
Battery Capacity (mA Hours)			0.00
Battery Life (Hours)			0.00

Figure 10(b) simulation results for 32-bit Row Bypassing multiplier




Figure 11(a) simulation results for 32-bit Column Bypassing multiplier

	Voltage (V)	Current (m)	Power (m)
Quiescent		2.00	5.00
Total Pow			169.57
Startup Curr		0.00	
Battery Capacity (mA Hours)			0.00
Battery Life (Hours)			0.00

Figure 11(b) simulation results for 32-bit Column Bypassing multiplier

V. Conclusions

In this paper we have presented a new methodology for designing of low power parallel multiplier with reduced switching. Method for increasing number of zeros in the multiplicand is discussed with the help of Booth Recoding Unit. Based on the modification of the half adders instead of full adders in an array multiplier, a low-power design column bypassing using Booth recoding is proposed. Compared with the row bypassing or array-multipliers, the experimental results show that our proposed low-power multiplier achieves higher power reduction with lower hardware overhead.

VI. Future scope

The project can be implemented to 64 and 128 bit column bypassing multiplier. Less switching activity can be achieved in this multiplier. Low Power consumption can be achieved. In this multiplier, a low power multiplier design column bypassing using Booth recoding is proposed. Compared with other multipliers such as row bypassing array, the results achieve higher power reduction and hardware overhead.

References

- [1] Oscar T. -C. Chen, Sandy Wang, and Yi-Wen Wu, .Minimization of Switching Activities of Partial Products for Designing Low-Power Multipliers., *IEEE Transactions on VLSI Systems*, June 2003 vol. 11, no. 3.
- [2] Rajendra M. Patrikar, K. Murali, Li Er Ping, .Thermal distribution calculations for block level placement in embedded systems., *Microelectronics Reliability* 44(2004) 129-134
- [3] Hichem Belhadj, Behrooz Zahiri, Albert Tai .Power-sensitive design techniques on FPGA devices., *Proceedings of International conference on IC Taipai* (2003).
- [4] A. Wu, .High performance adder cell for low power pipelined multiplier., in *Proc. IEEE Int. Symp. on Circuits and Systems*, May 1996 , vol. 4, pp. 57-60.
- [5] S. Hong, S. Kim, M.C. Papaefthymiou, and W.E.Stark, .Low power parallel multiplier design for DSP applications through coefficient optimization., in *Proc. of Twelfth Annual IEEE Int. ASIC/SOC onf.*, Sep. 1999, pp. 286-290.
- [6] C. R. Baugh and B. A. Wooley, .A two's complement parallel array multiplication algorithm., *IEEE Trans. Comput.*, Dec. 1973, vol. C-22, pp. 1045-1047.
- [7] I. S. Abu-Khater, A. Bellaouar, and M. Elmasry, Circuit techniques for CMOS low-power highperformance multipliers., *IEEE J. Solid-State Circuits*, Oct. 1996, vol. 31, pp. 1535-1546.
- [8] J. Ohban, V.G. Moshnyaga, and K. Inoue, .Multiplier energy reduction through bypassing of partial products., *Asia-Pacific Conf. on Circuits and Systems*. 2002.,vol.2, pp. 13-17.