

Novel Scheme For Multiple Scan-Chains Bist And Weight-Based Segmentation For Testing

Prof. k.karpoora sundari, Mrs.R.Mahalakshmi

ECE Department M. A. M College of Engineering & Technoogy Tiruchirappalli, India kksundari@gmail.com

PG Scholar M. A. M College of Engineering & Technoogy Tiruchirappalli, India

mahalakshmirajendran56@gmail.com

Abstract: *The objective of proposed system is to design the weighted based cell segmentation algorithm for multiple scan-chains BIST in order to reduce the average power consumption during the scan in of new test vectors, and to reduce the test application time. The technique is based on selecting the best group of cells to be connected in the same scan-chain. This group of cells should have the same or very close weight of logic 1's and 0's that will be optimal to get the highest fault coverage in a specified test length. Then each scan-chain input will be connected to an output of a combinational circuit located after the Linear Feedback Shift Register (LFSR) that will generate biased test vectors according to the optimal weight of this segment of cells in the scan-chain. Thus, increasing the fault coverage and smoothing the applied test patterns will reduce the power consumption. The System is designed by using Verilog HDL and Simulation will be done through Modelsim 6.4 c. Finally the Synthesis will be done by means of using Xilinx FPGA with the model of Spartan 3 XC3S 200 TQ-144.*

I. Introduction

Linear Feedback Shift Registers (LFSR) is the most widely used pseudorandom Test Pattern Generators (TPG) in Built-In Self-Test (BIST) systems. The reasons why LFSRs are commonly used as TPGs is that a small overhead in the hardware area can change a normal register to an LFSR during test mode, and the LFSR can generate all possible test vectors in a pseudorandom way (with the exception of the all 0-vector, since this will lock the LFSR). Using LFSR as a TPG is considered to be better than BIST systems were an extra memory is used to store a deterministic set of test patterns that can get high fault coverage because of the cost of that memory.

However, the pseudorandom testing will take longer time than deterministic test to achieve the same fault coverage. In the recent decades, many techniques have been introduced to minimize the power consumption of new VLSI systems. This is because in high performance VLSI design it is important to reduce the heat dissipation as it greatly affects the performance of the system and may lead to system malfunction or to a permanent damage of the chip. Furthermore, with the advancement of portable devices more work is done on low power design to lengthen the battery time as well. Thus, the low power design is considered one of the most important challenges in VLSI system design. However, most of these methods focus on the power consumption during normal mode operation, whilst test mode operation has not normally been a predominant concern till the last period.

One of the main reasons why the switching activity is high during testing is the low correlation between the consecutive vectors generated by the LFSR which applied to the primary inputs of the CUT. As a result of the excessive switching activity, power consumption will increase, thus reducing battery lifetime, and also causing heat dissipation which may permanently damage the CUT. On the other hand, it is important to get high fault coverage in a CUT while minimizing the test length as much as we can. Shorter test length has mainly two advantages in the system: First, it will reduce the test application time without degrading the fault coverage. And reducing the time will also decrease the energy consumed during test and will improve the battery lifetime. The first type is test-per-clock, in which the outputs of a TPG directly feed the inputs of the CUT, and the outputs of the CUT are directly connected to a signature analyzer. In this scheme a test vector is applied to the CUT, and a response is captured from the CUT on each clock cycle. The second scheme is test-per-scan, in which a scan path is used to shift test patterns into a CUT.

A full scan cycle requires $m+1$ clock cycles, where m is the number of flip-flops in the scan-chain. The response to an applied test pattern is captured into a scan-chain and scanned out in the next scan cycle in parallel with scanning in another test pattern. In these test schemes, which is widely adopted in the design of combinational circuits (test-per-clock) and the sequential circuits (test-per-scan), most of the CUT nodes undergo switching whilst applying test patterns. Hence, a substantial amount of the power dissipation occurs during this operation because of the uncorrelated patterns produced by the LFSR.

To solve highly complex VLSI testing problems, the built-in self-test (BIST) technique has been extensively studied and widely used. This approach introduces the embedded test structure into the circuit under test (CUT) to make testing easier and more efficient. This structure usually consists of the pseudorandom test pattern generator (TPG) and the test response analyzer, and both of them are usually based on the linear feedback shift-register (LFSR). LFSR, built with little area overhead, is effective to test VLSI circuits. However, the conventional LFSR cannot efficiently test nanometre technology circuits and system-on-chip (SOC) systems. Another major drawback of LFSR is that the number of switching activities in a CUT during test can be significantly higher than that during normal operation. This can cause heat effect, and seriously influence the life span of a CUT. In addition, the LFSR-generated pseudorandom sequence is very long, and test times are excessively long.

A new technique to reduce the average power consumption and to reduce the test application time will be presented. The proposed algorithm will be based on selecting the group of cells that will be connected together in the same scan segment and be fed by the same input during the scan-in of new test vectors. Therefore, for each cell, the weight of logic 0 and logic 1 to maximize the fault coverage will be found, then each group of cells that have same or very close weights will be connected in the same scan-path and will be fed from the same circuit that will be designed to produce biased patterns according to the found weight.

Weight calculations:

Assume that certain circuit has m scan cell
($C_1, C_2, C_3, \dots, C_m$) and n faults

($F_1, F_2, F_3, \dots, F_n$). To find the weight of any cell (C_i) for any of the faults (F_i). We first find all test vectors for the fault (F_i).

$W(C_i=1)$ for $F_i = (\text{Number of test vectors for } C_i=1) / (\text{Number of all the test vectors for the fault } F)$




Figure 1: General Structure of the proposed design

II. Simulation Results




Figure 2: Output wave form for LFSR




Fig 3: Output wave form for Scan Chain




Figure 4: output response

III. Conclusion

It is clear that the proposed design achieved sufficient reduction in both the test length and average power consumption and these two factors will efficiently reduce the energy consumption by time. As a future work the proposed design can be combined with a previously proposed techniques for cell can reordering for further reduction in power consumption.

Reference

- [1]. Y. Zorian, "A distributed BIST control scheme for complex VLSI devices", Proc. 11th IEEE VLSI Test Symp. (VTS 93), IEEE CS Press, Los Alamitos, Calif., pp 4-9 (1993).
- [2]. A. Hertwig and H.J. Wunderlich, "Low power serial built-in self-test", IEEE European Test Workshop, pp 49-53 (1998).
- [3]. P. H. Bardell, W. H. McAnney & J Savir, Built-In Test for VLSI: Pseudorandom Techniques, John Wiley & Sons, (1987).
- [4]. S. Wang and S. Gupta, "LT-RTPG: a new test-per-scan BIST TPG for low switching activity", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 25, Issue 8, Aug. 2006, pp. 1565-1574.
- [5]. T. Schuele and A. Stroele, "Test scheduling for minimal energy consumption under power constraints," Proc. VLSI Test. Symp., pp 312-318 (2001).
- [6]. M. Bushnell and V. Agrawal, Essentials of Electronic Testing for Digital, Memory, and Mixed Signal VLSI Circuits, Kluwer Academic Publishers (2002).
- [7]. S. Seo et al., "Scan Chain Reordering-Aware X-Filling and Stitching for Scan Shift Power Reduction," 2015 IEEE 24th Asian Test Symposium (ATS), Mumbai, India, 2015, pp. 1-6.
- [8]. Z. Kotasek, J. Skarvada and J. Strnadel, "Reduction of power dissipation through parallel optimization of test vector and scan register sequences," Design and Diagnostics of Electronic Circuits and Systems (DDECS), 2010 IEEE 13th International Symposium on, Vienna, 2010, pp. 364-369.
- [9]. T. Wu, L. Zhou and H. Liu, "Reducing scan-shift power through scan partitioning and test vector reordering," Electronics, Circuits and Systems (ICECS), 2014 21st IEEE International Conference on, Marseille, 2014, pp. 498-501.
- [10]. Wooheon Kang, Hyunul Lim and Sungho Kang, "Scan cell reordering algorithm for low power consumption during scan-based testing," SoC Design Conference (ISOCC), 2014 International, Jeju, 2014, pp. 300-301.
- [11]. E. Arvaniti and Y. Tsiatouhas, "Low power scan by partitioning and scan hold," Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2012 IEEE 15th International Symposium on, Tallinn, 2012, pp. 262-265.
- [12]. D. Xiang, K. Li, H. Fujiwara, K. Thulasiraman and J. Sun, "Constraining Transition Propagation for Low-Power Scan Testing Using a Two-Stage Scan Architecture," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 54, no. 5, pp. 450-454, May 2007.
- [13]. A.S. Abu-Issa and S.F. Quigley, "Bit swapping LFSR and scan-chain ordering: a novel technique for peak and average power reduction in scan-based BIST", IEEE Transactions on Computer-Aided design of Integrated Circuits and Systems, 28(5), May 2009, pp. 755-759.
- [14]. A. S. Abu-Issa, I. K. Tumar and W. T. Ghanem, "SR-TPG: A low transition test pattern generator for test-per-clock and test-per-scan BIST," 2015 10th International Design & Test Symposium (IDT), Amman, 2015, pp. 124-128.
- [15]. Liang, F.; Zhang, L.; Lei, S.; Zhang, G.; Gao, K.; Liang, B., "Test Patterns of Multiple SIC Vectors: Theory and Application in BIST Schemes," in Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , vol.21, no.4, pp.614-623, April 2013
- [16]. Abu-Issa, A.S.; Quigley, S.F., "Multi-degree smoother for low power consumption in single and multiple scan-chains BIST," in Quality Electronic Design (ISQED), 2010 11th International Symposium on , vol., no., pp.689-696, 22-24 March 2010
- [17]. M. Puczko, "Low power test pattern generator for BIST," Selected Problems of Electrical Engineering and Electronics (WZEE), 2015, Kielce, 2015, pp. 1-6.

- [18]. Rajski, J.; Tyszer, J.; Mrugalski, G.; Nadeau-Dostie, B., "Test generator with preselected toggling for low power built-in self-test," in VLSI Test Symposium (VTS), 2012 IEEE 30th , vol., no., pp.1-6, 23-25 April 2012.
- [19]. L. Shaochong, H. Xueyan, S. Zhibiao and L. Feng, "A Class of SIC Circuits: Theory and Application in BIST Design," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 55, no. 2, pp. 161-165, Feb. 2008.
- [20]. V. Tenentes and X. Kavousianos, "Low Power Test-Compression for High Test-Quality and Low Test-Data Volume," Test Symposium (ATS), 2011 20th Asian, New Delhi, 2011, pp. 46-53.
- [21]. J. Tyszer, M. Filipek, G. Mrugalski, N. Mukherjee and J. Rajski, "New test compression scheme based on low power BIST," Test Symposium (ETS), 2013 18th IEEE European, Avignon, 2013, pp. 1-6.
- [22]. H. Sabaghian-Bidgoli, M. Namaki-Shoushtari and Z. Navabi, "A Probabilistic and Constraint Based Approach for Low Power Test Generation," Test Symposium (ATS), 2012 IEEE 21st Asian, Niigata, 2012, pp. 113-118.
- [23]. P. Girard, "Survey of Low-Power Testing of VLSI Circuits", IEEE Design and Test of Computers, 2002, pp. 80-90.
- [24]. K. M. Butler, J. Saxena, T. Fryars, G. Hetherington, A. Jain, and J. Lewis, "Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques", Proceedings of International Test Conference, 2004, pp. 355-364.