

# Investigation The Effect Of Gate Oxide Thickness On PD SOI MOSFET Characteristics

Towhid Adnan Chowdhury

Assistant Professor  
Department of Electrical & Electronic Engineering,  
Ahsanullah University of Science & Technology,  
Dhaka, Bangladesh.

---

**Abstract:** Silicon on insulator (SOI) technology permits a good solution to the miniaturization as the MOSFET size scales down. This paper is about to compare the electrical performance of partially depleted (PD) SOI MOSFET at various gate oxide thickness. The performance is compared and contrasted with the help of threshold voltage, subthreshold slope, on-state current and leakage current. Interestingly, by decreasing the gate oxide thickness, the leakage current and on-state current is increased but the threshold voltage is decreased and the sub-threshold slope is improved. Silvaco two-dimensional simulations are used to analyze the performance of the proposed structures.

**Key Word:** MOSFET, Silicon on Insulator, Subthreshold Slope, Leakage Current, Threshold Voltage.

---

Date of Submission: 29-05-2023

Date of Acceptance: 09-06-2023

---

## I. Introduction

Silicon on Insulator Metal Oxide Semiconductor Field Effect Transistor (SOI-MOSFET) has various unique features like enhanced sub-threshold slope, less parasitic capacitance, lower noise, minimal short channel effects (SCEs) as well as protection from electrostatic discharge [1–3]. Today devices of minimized area, reduction in power and increased performance have a great need in the industry of microelectronics. Different structures such as partially depleted (PD) SOI, fully depleted (FD) SOI and multiple-gate architectures have been proposed to resolve this issue. Reduction of junction capacitance and benefit of reduced area of source and drain regions are the intrinsic advantage making these devices a potential candidate for reduced voltage and power applications [4–6]. The thicker substrate which is the active region makes PD SOI easier to manufacture than FD-SOI [7]. PD-SOI is an evolutionary technology advance from bulk silicon devices adding only the oxide layer. So the technology for bulk can be easily adapted for PD SOI technology [8]. The silicon film thickness in PD SOI devices has less impact in the threshold voltage variation. Consequently, several better performance and low-power chips are designed using the PD SOI. So it becomes essential to explore the PD-SOI device since it is a potential candidate for downscaling of the CMOS technique. The competitive market will also benefit from the investigation of PD SOI.

This paper presents partially depleted SOI devices in terms of electrical characteristics. TCAD Silvaco software is used for simulation study of SOI devices. Simulation results revealed that the electrical characteristics such as threshold voltage, sub threshold slope, on-state current and leakage current of partially depleted SOI devices vary with gate oxide thickness.

## II. Methodology

To study the electrical parameters on PD SOI MOSFET a schematic cross-sectional view of the SOI MOSFET is simulated using Silvaco TCAD device simulator, is shown in Fig. 1. We assumed light channel doping concentration ( $1 \times 10^{17} \text{ cm}^{-3}$ ) to avoid degrading of carrier mobility and more  $V_t$  variations. The doping concentration of source/drain region is kept at  $1 \times 10^{20} \text{ cm}^{-3}$ . Gate length of the device that had been concentrated is  $1 \mu\text{m}$ . Gate oxide ( $\text{SiO}_2$ ) thickness and BOX thickness are  $25 \text{ nm}$  and  $0.4 \mu\text{m}$  respectively. Besides, thickness of silicon film is  $0.3 \mu\text{m}$ . The total device length including drain, channel and source is  $3 \mu\text{m}$ . Shockley-Read-Hall recombination, Lombardi CVT mobility model and impact ionization model from Selberherr [9] are used for the simulation. Numeric methods used for simulation are Newton methods. We assumed n channel device and simulated the device for different gate oxide thickness of PD SOI MOSFET.




Fig.1. Schematic view of PD SOI MOSFET

### III. Results and Discussion

The simulation and investigation of electrical parameters of n-channel PDSOI MOSFET has been carried out by using Silvaco TCAD simulation software. The SOI structures are created using Atlas syntax and the simulation results are displayed in TonyPlot. The thickness and material are defined when specifying the structure region. Fig.2 shows the simulated PD SOI structure with gate oxide thickness of 25 nm and Fig.3 shows doping profile of simulated PD SOI MOSFET.




Fig.2. Simulated structure of N-channel PD SOI MOSFET




Fig. 3 Doping profile of simulated PD SOI MOSFET

By changing the gate oxide thickness, the electrical parameters of PD SOI MOSFET are recorded as shown in Table 1. The results in Table I are analysed and graph of electrical characteristics versus gate oxide thickness are plotted.

**Table no 1.** Shows electrical characteristics of PD SOI n-MOSFET at different gate oxide thickness with 0.3  $\mu\text{m}$  of silicon on 0.4  $\mu\text{m}$  oxide substrate.

Gate Oxide Thickness, $T_{ox}$ (nm)	Threshold Voltage, $V_{th}$ (V)	Subthreshold slope(mV/dec)	On-state current, $I_{on}$ (A)	Leakage current, $I_{off}$ (pA)
2	0.00166	65.64	0.00086	924052
5	0.12175	70.5083	0.000333	16573.1
10	0.33704	80.4805	0.00013	56.7037
15	0.5577	90.7023	6.25E-05	0.88936
20	0.78056	100.964	2.99E-05	0.051
25	1.00312	110.884	1.30E-05	0.00616

Fig. 4 shows the comparison of  $I_{ds}/V_{gs}$  characteristics of PDSOI n-MOSFET. Initially, drain current remains zero and the current raises as the gate voltage increases until it reaches the threshold voltage. With technology scaling, smaller value of threshold voltage is needed to satisfy high performance of device [10]. From the result, it can be said that the threshold voltage of PDSOI n-MOSFET is smaller for smaller gate oxide thickness.




Fig. 4 Simulated transfer characteristics  $I_{ds}$ - $V_{gs}$  of PDSOI n-MOSFET with channel length  $L=1 \mu\text{m}$  and for various gate oxide thickness  $T_{ox}$

By varying the gate oxide thickness, the result of threshold voltage has been recorded and the graph of threshold voltage versus gate oxide thickness is plotted and shown in Fig. 5. From Fig. 5, it can be said that the thinner the gate oxide thickness, higher the gate oxide capacitance and consequently the lower the threshold voltage.




Fig.5 Graph of threshold voltage versus gate oxide thickness of PD SOI

The reason of fast operation is because of a sharper sub-threshold slope and threshold voltage reduction which allows a more rapidly switching of MOSFET [11]. Subthreshold slope is a measure of how quickly the transistor can be turned on/off. The smaller subthreshold value indicates the device rapidly switches from off to on state. The graph of subthreshold slope versus gate oxide thickness is shown Fig.6. As gate oxide thickness decreases, the steeper subthreshold slope becomes as from Fig.6 which strongly increases the device speed.




Fig.6 Graph of sub threshold slope versus gate oxide thickness of PD SOI

Fig. 7 (a), (b), (c),(d),(e) and (f) shows the subthreshold slope of PDSOI at various gate oxide thickness. As gate oxide thickness decreases from 25 nm to 2 nm, subthreshold slope improves from 110.884 mV/dec to 65.64 mV/dec.




Fig.7(a) Subthreshold slope of PDSOI n-MOSFET of Tox=25 nm




Fig.7(b) Subthreshold slope of PDSOI n-MOSFET of Tox=20 nm




Fig.7(c) Subthreshold slope of PDSOI n-MOSFET of  $T_{ox}=15$  nm




Fig.7(d) Subthreshold slope of PDSOI n-MOSFET of  $T_{ox}=10$  nm




Fig.7(e) Subthreshold slope of PDSOI n-MOSFET of  $T_{ox}=5$  nm




Fig.7(f) Subthreshold slope of PDSOI n-MOSFET of  $T_{ox}=2$  nm

A high on-state current ( $I_{on}$ ) helps to increase the operating speed of the device. The graph  $I_{on}$  versus gate oxide thickness is shown in Fig.8. From Fig. 8, it can be said that the thinner the gate oxide thickness, the higher the on-state current.




Fig.8 Graph of Ion versus gate oxide thickness of PD SOI

The result of leakage current ( $I_{off}$ ) is inversely proportional to the threshold voltage [12]. This means that value of leakage current becomes smaller with the increasing of threshold voltage. The higher the threshold voltage, the smaller the leakage current. MOSFET device will fail when excessive leakage current occurs. Large leakage current of conventional semiconductor is caused by the electron-hole pair generation due to ionizing radiations. The graph of leakage current versus gate oxide thickness is shown in Fig.9. Leakage current contributes to static power dissipation and leakage power dissipation is caused by current flow when input transition is absent and transistor achieved steady state. Leakage power dissipation is caused by current flow when input transition is absent and transistor achieved steady state [13]. Thus, by having a smaller leakage current, static power dissipation will be less. Thus, from the result the PDSOI with larger gate oxide thickness will have a lower static power dissipation.




Fig.9 Graph of leakage current versus gate oxide thickness of PD SOI

#### IV. Conclusion

PD SOI has been compared in terms of electrical characteristics using Silvaco T-CAD Simulator by varying gate oxide thickness. It is found that the threshold voltage decreased with decrease in gate oxide thickness. So the device can be used for low power application. The subthreshold slope improved and on-state current increased with decrease in gate oxide thickness which increases the device speed. The leakage current increases with decrease in gate oxide thickness which result in increase in static power dissipation.



### References

- [1]. D.H. Morris, U.E. Avci and I.A.Young,“ Tunnel field effect transistor (tfet) based high-density and low-power sequential,” U.S. Patent Application, 15/992, 080, Intel Corp.,2019.
- [2]. G. Wadhwa and B. Raj, “Parametric variation analysis of symmetric double gate charge plasma JLTFET for biosensor application,” IEEE Sensors Journal, vol.18(15), pp. 6070–6077, 2018.
- [3]. G. Wadhwa, J.Singh and B.Raj,“Design and investigation of doped triple metal double gate vertical TFET for performance enhancement,” Silicon, vol.13(6), pp.1839–1849,2021.
- [4]. Y. Taur, “Analytic solutions of charge and capacitance in symmetric and asymmetric double-gate MOSFETs,” IEEE Transactions on Electron Devices, vol. 48(12), pp. 2861–2869, Dec. 2001.
- [5]. N.Gupta, J. Patel and A.K.Raghav, “A Study of Conventional and Junctionless MOSFET Using TCAD Simulations”, IEEE International Conference on Advanced Computing & Communication Technologies, pp. 53-56, Haryana,India,2015.
- [6]. S. Rewari, S. Haldar, V.Nath, S.S. Deswal, and R.S. Gupta, “Numerical modeling of subthreshold region of Junctionless Double Surrounding Gate MOSFET (JDSD) ,” Superlattices and Microstructures, vol. 90, pp. 8-19, Feb 2016.
- [7]. G. Shahidi et. at., "A Room Temperature 0.1  $\mu\text{m}$  CMOS on SOI," IEEE Transactions on Electron Devices,vol.41(12), pp.2405 – 2412, Dec. 1994.
- [8]. K. Bernstein and J.R. Norman, “SOI Circuit Design Concepts,” Kluwer Academic Publishers, 2000.
- [9]. ATLAS User’s Manual Device Simulation Software, Silvaco International, Santa Clara, Calif, USA, 2004.
- [10]. A. Verma, A. Mishra, A. Singh and A. Agrawal, “Effect of threshold voltage on various CMOS performance parameter,” International Journal of Engineering Research and Applications, vol.4(4), pp.21–28, 2014.
- [11]. B. Vandana, “Study of floating body effect in SOI technology,” International Journal of Modern Engineering Research, vol.3(3), 1817–1824, 2013.
- [12]. P S. Cristoloveanu and S. Li, “Electrical Characterization of Silicon-on-insulator Materials and Devices.” Springer US, 2014.
- [13]. S. K. Singh, B. K. Kaushik, D. S. Chauhan and S. Kumar, “Reduction of subthreshold leakage current in MOS transistors,” World Applied Sciences Journal, vol.25(3), pp.446–450, 2013.