

$$I_{M7A(B)} = \frac{1}{2} \mu_p C_{ox} \left(\frac{W}{L}\right)_7 (V_{SG} - |V_T|)^2$$

$$1/2 \mu_p C_{ox} \left[\left(\frac{W}{L}\right)_3 - \Delta \frac{W}{L}\right] (V_{SG} - |V_T|)^2$$

$$I_{M3A(B)} \left[1 - \Delta \frac{W}{L}\right] \tag{4}$$

The current through M7A and M7B is smaller than that through M3A and M3B that will derive M6A and M6B in the triode region and force VDS6A (B) close to 0 volt. The auxiliary driving transistor M9A and M9B will then stay off and consume no static power in that state. Hence, the aspect ratios of the auxiliary driving transistors can be designed with larger values to obtain higher driving capability without increasing power consumption.

For a given slew rate SR and load capacitor, we assume that

1. Transistor Mp and Mn both are in saturation region.
1. The channel length of transistor Mp and Mn is neglected. It can be demonstrated that the optimal size of the lower bound transistor Mp and Mn are given below

$$(W/L)_{L,Mp} = \frac{2.SR.C_L}{\mu_p C_{ox} (V_{DD} - V_{ov,Md5} - |V_{th,Mp}|)^2} \tag{5}$$

$$(W/L)_{L,Mn} = \frac{2.SR.C_L}{\mu_n C_{ox} (V_{DD} - |V_{ov,Md2}| - V_{th,Mn})^2} \tag{6}$$

Equation (5) and equation (6) indicate to increase slew rate for a particular load capacitor of value 5nf.

We assume that $\Delta V=1.3v$ with $V_{OL}=1.5v$ and $V_{OH}=2.8v$ then $V_{OL} \leq V_o \leq V_{OH}$. Therefore, the upper bound transistor size is given below

$$(W/L)_{U,Mp} \leq \frac{0.1C_L b_1 g_m \delta V}{\mu_p C_{ox} V_1 (|V_{th,Mp}| - |V_{ov,Md4}|)} \times \ln\left(\frac{V_{DD} - V_{OL}}{V_{DD} - V_{OL} - 0.9\Delta V} \left(1 + \frac{0.9\Delta V}{2V_1 + V_{OL} - V_{DD}}\right)\right) \tag{7}$$

The upper bound transistor size Mn is given below

$$\left(\frac{W}{L}\right)_{L,Mn} \leq \frac{0.2C_L b_2 g_m \delta V}{\mu_n C_{ox} C_p 2V_2 (V_{th,Mn} - V_{ov,Md6})} \times \left(\frac{V_{OH} - V_2}{V_2} + \frac{1}{2} \ln\left(\frac{2V_2}{V_{OL} + 0.1\Delta V} - 1\right)\right) \tag{8}$$

Then finally we arrange the transistors Mp and Mn within the range given below

$$(W/L)_{L,Mp} \leq (W/L)_{opt,Mp} \leq (W/L)_{U,Mp} \tag{9}$$

$$(W/L)_{L,Mn} \leq (W/L)_{opt,Mn} \leq (W/L)_{U,Mn} \tag{10}$$

We analyze the whole circuit through the pole and zero location of the input stage are given below

$$Z \approx \frac{-2g_{m6}g_{m8}g_{m11}}{C_{c1}g_{m6}g_{m11} + C_a g_{m8}g_{m12}} \tag{11}$$

$$P_1 \approx \frac{-1}{g_{m11} C_{c1} R_{o10} R_L} \tag{12}$$

$$P_2, P_3 = -\frac{g_{m8}(C_{c1} + C_L)}{2C_{c1}C_L} \pm j \left[\frac{g_{m8}g_{m11}}{C_L C_a} - \left(\frac{g_{m8}(C_{c1} + C_L)}{2C_{c1}C_L}\right)^2 \right]^{1/2} \tag{13}$$

Where $C_a = C_{g8} + C_{ds8}$

The slewing period, $t_{slew,p}$ is determined by the time requirement to charge load capacitor is given below

$$t_{slew,p} = \int_{V_{OL}}^{0.9\Delta V + V_{OL}} \frac{2C_L dV_0}{\mu_p C_{ox} \left(\frac{W}{L}\right)_{Mp} [2V_1(V_{DD} - V_0) - (V_{DD} - V_0)^2]} \tag{14}$$

$$\frac{C_L}{\mu_p C_{ox} \left(\frac{W}{L}\right)_{Mp} V_1} \times \ln\left(\frac{V_{DD} - V_{OL}}{V_{DD} - V_{OL} - 0.9\Delta V} \left(1 + \frac{0.9\Delta V}{2V_1 + V_{OL} - V_{DD}}\right)\right) \tag{15}$$

Where $V_1 = V_{DD} - V_{OV,Md5} - |V_{tp}|$

III. MODELLING AND SIMULATION RESULTS

Fig.3 show the output response curve of CMOS buffer amplifier simulated at 180 nm technology by virtuoso cadence tool




Figure3. Transient Response waveform

Fig.4 show the simulation result of overall power consumption has a threshold value is 844.1 μ w is marked below.




Figure4. Power Response Waveform

Fig.5 show the static power response curve of CMOS buffer amplifier has obtain value is 813 μ w. The curve is simulated at 180 nm technology by virtuoso cadence tool.




Figure5. Static Power response

Fig.6 shows leakage current waveform for which simulation result is -452.10 μ A is marked below. The waveform simulated at 180 nm technology by cadence virtuoso tool.




Figure6. Leakage Current waveform

Fig.7 shows the simulation result of slew rate whose threshold value is obtained 550.1v/ μ sec. A number of values are marked on the curve but we can observe peak threshold value




Figure7. Slew Rate waveform

Fig.8 show the simulation result of transconductance at 180 nm technology obtained threshold value is 3.561 as marked belowby using cadence virtuoso tool.




Figure8. Tranconductance waveform

Fig.9 show the simulation result of voltage gain value marked in curve below is 12.11. This value is simulated at 180 nm technology by cadence virtuoso tool.




Figure9. Voltage Gain waveform

TABLE.1

Sr. No.	Parameter	Technol ogy Used	Power Supply	Output
1.	Total power (µw)	180nm	1.8v	70.5...
2.	Average power (µw)	180nm	1.8v	470.0
3.	Leakage current (µA)	180nm	1.8v	452.16
4.	Slew rate (V/µ sec.)	180nm	1.8v	36.54

5.	Tranconductance ($\mu\text{s}/\mu\text{m}$)	180nm	1.8v	3.561
6.	Voltage gain(v/v)	180nm	1.8v	12.11

IV. CONCLUSION

This paper presents the design of a high speed and enhanced driving capability CMOS buffer amplifier with low static power which is suitable for the source driver of high resolution. As per the simulation result a high driving slew rate having value of 36.54 is achieved by keeping the voltage gain constant up to the value of 12.11. Its low power requirement 70.5 μW , high slewing rate, high driving capability and accuracy makes the buffer amplifier more suitable for high resolution display viz. LCD and TFTs etc

ACKNOWLEDGEMENT

The authors would like to thank ITM Universe, Gwalior and Cadence Pvt. Ltd. Bangalore, India.

REFERENCES

- [1.] S.K. Kim, Y.-S. Son, and G.H. Cho, "Low-power high-slew-rate CMOS buffer amplifier for flat panel display drivers," *Electron. Lett.*, vol. 42, no.4, 2006, pp. 214-215.
- [2.] J.M. Carrillo, R.G. Carvajal, A. TorrUUlba, and J.F. Duque-Carrillo, "Rail-to-rail low-power high-slew-rate CMOS analogue buffer," *Electron. Lett.*, vol. 40, no. 14, 2004, pp. 214-215
- [3.] P.-C. Yu and J.-C. Wu, "A class-B output buffer for flat-panel-display Column driver," *IEEE J. Solid-State Circuits*, vol. 34, no. 1, 1999, pp. 116-119
- [4.] C.-W. Lu, "High-speed driving scheme and compact high-speed Low-power rail-to-rail class-B buffer amplifier for LCD applications," *IEEE J. of Solid-State Circuits*, vol. 39, no. 11, 2004, pp. 1938-1947.
- [5.] C.-W. Lu and K.-J. Hsu, "A high-speed low-power rail-to-rail column driver for AMLCD application," *IEEE J. of Solid-State Circuits*, vol. 39, no. 9, 2004, pp. 1313-1320.
- [6.] R. L. Shuler and R. S. Askew, "Low offset rail-to-rail operational Amplifier," United States Application 20060097791, 2006
- [7.] K. E. Brehmer and J. B. Wieser, "Large swing CMOS power amplifier," *IEEE J. Solid-State Circuits*, vol. SC-18, pp. 624-629, Dec.1983.
- [8.] B. K. Abuja, W. M. Baxter, and P. R. Gray, "A programmable CMOS dual channel interface processor," in *Dig. Tech, Pap. Int. Solid-State Circuits Conf.*, Feb. 1984, pp. 232-233.
- [9.] G. A. Rincon-Mora and P. E. Allen, "A low-voltage, low quiescent current Low drop-out regulator," *IEEE J. Solid-State Circuits*, vol. 33, no 1, pp. 36-44, Jan. 1998.
- [10.] S. K. Lau, K. N. Leung, and P. K. T. Mok, "Analysis of low-dropout Regulator topologies for low-voltage regulation," in *Proc. IEEE Conf. Electron Devices and Solid-State Circuits*, Hong Kong, Dec. 2003, pp.379-382.[
- [11.] G. Nicollini, F. Moretti, and M. Conti, "High-frequency fully differential filter using operational amplifiers without common-mode feedback," *IEEE J. of Solid-State Circuits*, vol. 24, no. 3, 1989, pp. 803-813.
- [12.] K. Nagaraj, "CMOS amplifiers incorporating a novel slew rate enhancement Circuit," in *Proc. IEEE Custom Integrated Circuits Conf.*, 1990, pp.11.6.1-11.6.5.
- [13.] S. Baswa, A. J. Lopez Martin, R. G. Carvajal, and J. Ramirez-Angulo, "Low-voltage power-efficient adaptive biasing for CMOS amplifiers and Buffers," *Electron. Lett.*, vol. 40, no. 4, pp. 217-219, Feb. 2004
- [14.] R. Klink, B. J. Hosticka, and H. J. Pflaiderer, "A very-high-slew-rate CMOS operational amplifier," *IEEE J. Solid-State Circuits*, vol. 24, no.6, pp. 744-746, Jun. 1989.
- [15.] G. A. Rincon-Mora, "Current-efficient low-voltage low dropout regulators," Ph.D. dissertation, Georgia Institute of Technology, Atlanta, 1996.
- [16.] R. D. Jolly and R. H. Mc Charles, "A low-noise amplifier for Switched capacitor filters," *IEEE J, Solid-State Circuits*, vol. SC-17, pp. 1192-1194, Dec. 1982.
- [17.] H. Lee and P. K. T. Mok, "A CMOS current-mirror amplifier with compact Slew rate enhancement circuit for large capacitive load applications, In *Proc. IEEE Int. Symp. Circuits and Systems*, vol. I, 2001, pp.220-223.
- [18.] K. S. Yoon, "A CMOS digitally programmable slew-rate operational Amplifier," *IEEE Trans. Circuits Syst. II, Analog. Digit. Signal processes*, vol. 42, no. 11, pp. 738-741, Nov. 1995.
- [19.] B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," *IEEE J. Solid-State Circuits*, vol. SC- 18, pp. 629-633, Dec. 1983.
- [20.] s P. R. Gray and R. G. Meyer, "MOS operational amplifier design—A Tutorial overview," *IEEE J, So [id-State Circuits*, vol. SC-17, pp.969-982, Dec. 1982