

Design and Characterization of Third Generation Current Conveyor

Payal shah¹, Amisha Naik²

¹(Department of EC, LDRP University, Gandhinagar India)

²(Department of EC, Nirma University, Ahmedabad India)

Abstract: This paper presents a low power low voltage positive third generation current conveyor using four simple first generation current conveyors. It is designed and simulated in a standard 0.18um TSMC 1P, 6M CMOS process. This current conveyor design with the help of design architect and IC station (mentor graphics). Its DC, AC and transient analysis is carried out with ELDO tool. Its pre layout and post layout results are also given.

Keywords: Current mode circuit, third generation current conveyor

I. Introduction

For LV, LP applications, current conveyors becoming very popular analogue building block now a days. Current conveyors are operated on the current mode approach [7, 8], which considers the information flowing on time varying currents. Current conveyors overcome many disadvantages of voltage mode op-amp.

1. When signals are widely distributed as voltages, the parasitic capacitances are charged and discharged with the full voltage swing, which limits the speed and increase the power consumption of voltage mode circuits [6].
2. In voltage mode designs the bandwidth is limited at high closed loop gains due to the constant gain-bandwidth product. Furthermore, the limited slew-rate of the operational amplifier affects the large signal, high frequency operation [6].
3. The MOS transistors are more suitable for processing currents rather than voltages [6].
4. MOS current-mirrors are more accurate and less sensitive to process variation than bipolar current-mirrors [5].

A current conveyor has current mode as well as voltage mode applications. Current conveyors are classified mainly in to three types. CC I(first generation current conveyor), CCII(second generation current conveyor),CCIII(third generation current conveyor). It shows below in the matrix form:

$$\begin{pmatrix} I_y \\ V_x \\ I_z \end{pmatrix} = \begin{pmatrix} 0 & a & 0 \\ 1 & 0 & 0 \\ 0 & b & 0 \end{pmatrix} \begin{pmatrix} V_y \\ I_x \\ V_z \end{pmatrix}$$

If a = 1, I_y = I_x, which shows first generation current conveyor. If a = 0, I_y = 0, which shows second generation current conveyor. If a=-1, I_y = -I_x, which shows third generation current conveyor. b = ±1, which shows I_z = ±I_x, which shows either positive or negative current conveyor.

II. Third generation current conveyor

Third generation current conveyor (CCIII) was proposed by fabre in 1995.Its first CMOS implementation is done by A. Piovaccari. It is shown below in matrix form:

$$\begin{pmatrix} I_y \\ V_x \\ I_z \end{pmatrix} = \begin{pmatrix} 0 & -1 & 0 \\ 1 & 0 & 0 \\ 0 & 1 & 0 \end{pmatrix} \begin{pmatrix} V_y \\ I_x \\ V_z \end{pmatrix}$$

CCIII works same as CCI except that the currents in ports X and Y flow in opposite directions. Here, I_z current follows current flowing in to the X terminal. It is a push-pull conveyor built from four simple first generation current conveyors [5]. Thus, the X and Y terminal impedances are maintained comparable low [5]. The third generation current conveyors (CCIIIs) can be considered as a current controlled current source with a unity gain [10]. Its schematic view is shown below.




Fig. 1.Schematic of CCIII

This type of the current conveyor is useful to take out the current flowing through a floating branch of a circuit and can be utilized in realization of various multifunction filters, inductance simulation and all pass sections [10].The dimensions of the MOS transistors are given below in table1.

Table 1.Aspect ratio of transistors of Fig.1

Transistor	W(in μm)	L(in μm)
M3,M8	6.84	0.35
M2,M6	4.24	0.35
M4,M5	1.24	0.35
M7,M9	4.04	0.35
M11,M16	2.5	0.35
M10,M14	1.4	0.35
M12,M13	1.2	0.35
M15,M17,M19	1.44	0.35
M18	1.14	0.35

III. Simulation Results

The performances of presented CCIII are verified by Mentor Graphics simulation program using TSMC 0.18 μm CMOS technology. Here $\pm 1.8\text{V}$ input supply is used for the operation of CCIII. For this circuit DC bias current value is set to $5\mu\text{A}$.

The main DC and AC characteristics of the CCIII, such as plots of V_x versus V_y , plots of I_{z+} and I_y versus I_x , frequency responses of V_x/V_y and I_{z+}/I_x are obtained.

The DC transfer characteristic of V_x versus V_y is shown in fig.2. Here input voltage is applied to Y terminal, output is taken from the X terminal with infinite load resistance connected to X terminal [10]. Z terminal is being grounded .Here linearity range is obtained from -1.14V to 1.14V .

Fig.3 shows DC transfer characteristics for I_x , I_y and I_{z+} terminal. To obtained DC current waveforms, terminal X and terminal Z is being short circuited. Here maximum and minimum limits of the current I_{z+} is obtained as: $I_{z+max} = 0.93\text{mA}$, $I_{z+min} = -0.39\text{mA}$.

Fig.4 shows the AC characteristics of voltages V_x and V_y .

f_{-3db} frequency of (V_x/V_y) is 1.24GHz. fig.5 shows current waveforms. For (I_z+/I_x) , f_{-3db} frequency is 80.65Mhz.Fig.6 shows waveforms of trans impedance R_x , R_z as 26.98K Ω and 25.68K Ω respectively. Fig.7 shows transient analysis of voltages V_x , V_y .

Fig.8 shows layout of third generation current conveyor. This layout is simulated using IC station of mentor graphics. Results of post layout are depicted in Table 2.

Table 2 summarized performance characteristics of CCIII.

IV. Conclusion

CCIII is simulated and analyzed for pre layout and post layout design. It has good gain and high bandwidth. It uses low voltage and consumes low power. Here current gain will be improved by increasing trans impedance at X and Z terminals. Voltage gain will be improved by using modified topologies. By analyzing results, it is assured that current mode circuits give better performance in low voltage low power applications as compared with voltage mode circuits.

Acknowledgment

I would like to thank Dr. N.M.Devashrayee, coordinator of M. Tech EC- VLSI Design, Institute of Technology, Nirma University for providing encouragement, constant guidance and kind support throughout this time interval. I would like to thank my guide Dr. Amisha Naik from the bottom of my heart who taught me many fundamental theories of current mode circuits. I would like to thank Mr. Prasanna shukla,lab in charge of M. Tech EC VLSI Design for his support.

References

- [1]. FABRE, A.: 'Third-generation current conveyor: A new helpful active element', Electron. Lett.. 1995, 31, (9), pp. 338-339
- [2]. BRUUN, E.: 'Class AB CMOS first-generation current conveyor', Electron. Lett.. 1995, 31, (6), pp. 422-423
- [3]. A. Piovaccari, "CMOS integrated third-generation conveyor," Electronics Letters, Vol. 31, No. 15, pp. 1228-1229, 1995.
- [4]. Giuseppe Ferri and Nicola C. Guerrini."Low Voltage Low Power CMOS Current Conveyors"by Pg no.126-128
- [5]. Kimmo Koli,"CMOS Current Amplifiers:Speed versus Nonlinearity",Ph.D,Dissertation,Helsinki University of Technology,Finalnd,Oct-2000.
- [6]. Amisha Naik,"Novel Topologies of second generation current conveyors for low power low voltage applications",Ph.D, Dissertation, Nirma University, Ahmedabad, May-2011.
- [7]. C.Toumazou,A.Payne,D.Haigh.Analogue IC design:The current mode approach.Peter Peregrinus 1990.
- [8]. G.Palumbo, S.Palmisano, S.Pennisi .CMOS current amplifiers. Boston: Kluwer Academic Publishers,1999.
- [9]. Nadhmia Bouaziz El Feki,Dorra Sellami Masmoudi,"High Performance Dual-Output Second and Third Generation Current Conveyors and Current-Mode Multifunction Filter Application",6th International Multi-Conference on Systems,Signals and Devices,2009.
- [10]. S.Minaei,M.Yildiz,H.Kuntman, S.turkoz,"High performance CMOS realization of the third generation current conveyor(CCIII),IEEE,2002.




Fig.2: DC transfer characteristic of V_x versus V_y




Fig.3: DC transfer characteristic of I_y , I_x and I_{z+}




Fig.4: AC response of voltages V_x , V_y




Fig.5: AC response of currents I_x , I_y , I_{z+}




Fig.6: AC response of trans impedance R_x , R_z




Fig.7: Transient analysis of voltages V_x , V_y




Fig.8: Layout of third generation current conveyor

Table 2: Performance Characteristic of Fig.1

Parameter	Pre layout results	Post layout results
CMOS technology	0.18 μ m	0.18 μ m
Voltage supply	\pm 1.8V	\pm 1.8V
DC bias current	5 μ A	5 μ A
Dynamic swing V _x -V _y	-1.14V to 1.14V.	-1.14V to 1.14V.
Dynamic swing I _z +I _x	0.93mA to -0.39mA	0.93mA to -0.39mA
V _x /V _y accuracy (voltage gain)	0.95	0.95
I _z +I _x accuracy	1.05	1.05
I _x /I _y accuracy	0.95	0.95
V _x /V _y f _{-3db}	1.24 GHz	1.22GHz
I _z +I _x f _{-3db}	80.65MHz	77.81MHz
Trans impedance(R _x)	26.988K Ω	26.988K Ω
Trans impedance(R _z)	25.68K Ω	25.68K Ω
Power dissipation	256.64 μ watt	256.67 μ watt