

Implementation of FFT Butterfly Algorithm Using SMB Recoding Techniques

Vivek Joshy, Bonifus P L

Student: Department of Electronics & Communication Engineering, Rajagiri School of Engineering and Technology Kochi, Kerala,

Asst. Professor: Department of Electronics & Communication Engineering, Rajagiri School of Engineering and Technology, Kochi, Kerala,

Abstract: Arithmetic operations of high complexity are widely used in Digital Signal Processing (DSP) applications. The FFT algorithms use butterfly method in order to find the output. The Butterfly method includes an addition followed by a multiplication. In this work, we focus on optimizing the design of the fused Add-Multiply (FAM) operator for increasing performance and hence the FFT. Optimization of fused add multiply operation is done using three techniques. A direct recoding of the sum of two numbers in its Modified booth form is utilized. The delay and area comparison of the three techniques is done and best algorithm will be used in the Butterfly algorithm of FFT to obtain higher efficiency and Lower Delay. Here SMB2 was found to be lowest in terms of area and delay and it was used in the implementation of butterfly algorithm

Keywords: Booth Recoding; Fused Add Multiply; FPGA; VLSI Design ; Butterfly Algorithm ;FFT

I. Introduction

The most important need of any VLSI circuit is to have a very high speed and efficient addition. Adders are the essential building blocks of mathematical algorithms in VLSI Circuits. Different techniques were used in order to increase the speed and to reduce the delay of addition and multiplication. Modified Booth Techniques give a higher speed of addition and Lower Delay than the conventional modes of Multiplication. Modified Booth Algorithm will reduce the number of partial products in a multiplication by half than the conventional multipliers. The modified Booth Algorithm can be used to code the sum of two numbers and can thus be used in the Fused Add Multiply operation.

The most important need of any VLSI circuit is to have a very high speed and efficient addition. Adders are the essential building blocks of mathematical algorithms in VLSI Circuits. Different techniques were used in order to increase the speed and to reduce the delay of addition and multiplication. Modified Booth Techniques give a higher speed of addition and Lower Delay than the conventional modes of Multiplication. Modified Booth Algorithm will reduce the number of partial products in a multiplication by half than the conventional multipliers. The modified Booth Algorithm can be used to code the sum of two numbers and can thus be used in the Fused Add Multiply operation.

II. Fused Add Multiplication (Fam)

The Addition and Multiplication is combined together to form a single algorithm. This will help reduce the number of partial products in multiplication and hence improve the speed and efficiency of the operation significantly

In the FAM design presented in Fig. 1(b), the multiplier is a parallel one based on the MB algorithm. Let us consider the product X.Y. The term Y is encoded based on the MB algorithm and multiplied with X. Both X and Y consist of $n=2k$ bits and are in 2s complement form.




Fig1. Conventional and Fused Add Multiply Operation

III. Sum To Modified Booth Algorithm (Smb)

In S-MB recoding technique, we recode the sum of two consecutive bits of the input A (a_{2j}, a_{2j+1}) with two consecutive bits of the input B (b_{2j}, b_{2j+1}) into one MB digit y_{jMB} . As we observe three bits are included in forming a MB digit. The most significant of them is negatively weighted while the two least significant of them have positive weight. This signifies the need of a signed bit arithmetic in order for the signed bit multiplication.




Fig 2. SMB1 Recoding Scheme

There are many advantages for a Sum to Modified Booth recoding technique. There is no carry Ripple. This will significantly reduce the delay and power. The Delay is constant irrespective of the number of bits. There are three different schemes used in SMB recoding Techniques.




Fig 3. SMB2 Recoding Scheme




Fig 4 SMB3 Recoding Scheme

IV. Verilog Implementation

The different SMB recoding Techniques were simulated in Verilog ISE.




Fig 5: Verilog Implementation

V. Delay Comparison

The delay Comparison is as shown in the figure below

TYPE	DELAY
MODIFIED BOOTH	6
SMB1 EVEN	5
SMB2 EVEN	3
SMB3 EVEN	5
SMB1 ODD	6
SMB2 ODD	5
SMB3 ODD	8

Table 1. Delay Comparison

VI. Fft Butterfly Algorithm

We uses the SMB2 Recoding Technique because it has the lowest delay of all the proposed recoding techniques. It has a constant delay. The technique can be used in the implementation of FFT using the butterfly diagram as shown in the figure.




Fig.6 Butterfly Algorithm

Here the values of the input is directly booth encoded by the SMB2 technique and then the twiddle factor in the FFT is chosen as the third element. The Fig.7. as per the algorithm produces real and imaginary part. The implementation of the same is done with the design shown in Fig.8. The real is produced by a full adder with a mux so that it enables the operation with negative numbers also. The second adder used is of SMB2 which produces the recoded output to the booth multiplier thus giving low delay.




Fig. 7. Implementation Of Butterfly Algorithm

The Delay comparison of the conventional method using multipliers and adders and the proposed method using the Sum to Modified Booth Recoding Technique is as shown in the table below




Fig. 8. Implementation Of Butterfly Algorithm in Xilinx ISE 14.6

	DELAY(ns)
Using multipliers and Adders	9.02
Proposed Design	5.04

Table 2. Delay Comparison btw Conventional And Proposed Designs of FFT

VII. Cadence Virtuoso Implementation

The Proposed Design was then implemented in Cadence virtuoso Software.




Fig.9 Partial Product Generator Implementation




Fig. 10. Implementation of Multiplier




Fig 11. Cadence Virtuoso Output

VIII. Conclusion

The proposed design is an efficient technique for the implementation of FFT and similar techniques where an adder is followed by a multiplier. From the implementation we have proved that delay for the proposed design is much less than the direct implementation. The implementation has been done with the SMB2 type which has lowest and constant delay. The design has been implemented in Xilinx ISE 14.6 and Cadence virtuoso.

References

- [1] Kostas Tsoumanis, Constantinos Efstathiou, Nikos Moschopoulos, and Kiamal Pekmestzi “An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator.” *IEEE Transactions on Circuits and Systems—I: Regular Papers*, vol. 61, no. 4, April 2014
- [2] A. Amaricai, M. Vladutiu, and O. Boncalo, “Design issues and implementations for floating-point divide-add fused,” *IEEE Trans. Circuits Syst. II–Exp. Briefs*, vol. 57, no. 4, pp. 295–299, Apr. 2010.
- [3] E. E. Swartzlander and H. H. M. Saleh, “FFT implementation with fused floating-point operations,” *IEEE Trans. Comput.*, vol. 61, no. 2, pp. 284–288, Feb. 2012.
- [4] S. Nikolaidis, E. Karalios, and E. D. Kyriakis-Bitzaros, “Estimation of signal transition activity in FIR filters implemented by a MAC architecture,” *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 19, no. 1, pp. 164–169, Jan. 2000.
- [5] O. Kwon, K. Nowka, and E. E. Swartzlander, “A 16-bit by 16-bit MAC design using fast 5: 3 compressor cells,” *J. VLSI Signal Process. Syst.*, vol. 31, no. 2, pp. 77–89, Jun. 2002.

- [6] L.-H. Chen, O. T.-C. Chen, T.-Y. Wang, and Y.-C. Ma, "A multiplication-accumulation computation unit with optimized compressors and minimized switching activities," in Proc. IEEE Int. Symp. Circuits and Syst., Kobe, Japan, 2005, vol. 6, pp. 6118–6121.
- [7] Y.-H. Seo and D.-W. Kim, "A new VLSI architecture of parallel multiplier-accumulator based on Radix-2 modified Booth algorithm," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 2, pp. 201–208, Feb. 2010.
- [8] A. Peymandoust and G. de Micheli, "Using symbolic algebra in algorithmic level DSP synthesis," in Proc. Design Automation Conf., Las Vegas, NV, 2001, pp. 277–282.
- [9] W.-C. Yeh and C.-W. Jen, "High-speed and low-power split-radix FFT," IEEE Trans. Signal Process., vol. 51, no. 3, pp. 864–874, Mar. 2003.
- [10] C. N. Lyu and D. W. Matula, "Redundant binary Booth recoding," in Proc. 12th Symp. Comput. Arithmetic, 1995, pp. 50–57.