iosr-JCE   Volume-4 ~ Issue-2

Abstract: ARM introduced the Advanced Microcontroller Bus Architecture (AMBA) 4.0 specifications which includes Advanced eXtensiable Interface (AXI) 4.0. AMBA bus protocol has become the de facto standard SoC bus. That means more and more existing IPs must be able to communicate with AMBA4.0 bus. Based on AMBA 4.0 bus, we designed an Intellectual Property (IP) core of Advanced Peripheral Bus (APB) Bridge, which translates the AXI4.0-lite transactions into APB 4.0 transactions. The bridge provides an interfaces between the high-performance AXI bus and low-power APB domain.
Keywords:SoC, AMBA, AXI, APB

[1] Design and Implementation of APB Bridge based on AMBA 4.0 (IEEE 2011), ARM Limited.
[2] http://en.wikipedia.org/wiki/System_on_a_chip#Structure
[3] Power.org Embedded Bus Architecture Report Presented by the Bus Architecture TSC Version 1.0 – 11 April 2008
[4] http://www.arm.com/products/system-ip/amba/amba-open-specifications.php
[5] ARM, "AMBA Protocol Specification 4.0", www.arm.com, 2010 ARM,AMBA Specification (Rev 2.0).AMBA® 4
AXI4™, AXI4-Lite™, and AXI4-Stream™ Protocol Assertions Revision: r0p0 User Guide.
[6] AMBA® APB Protocol Version: 2.0 Specifications.
[7] ASB Example AMBA System Technical Reference Manual Copyright © 1998-1999 ARM Limited.
[8] AHB to APB Bridge (AHB2APB) Technical Data Sheet Part Number: T-CS-PR-0005-100 Document Number: IIPA01-
0106-USR Rev 05 March 2007.
[9] LogiCORE IP AXI to APB Bridge (v1.00a) DS788 June 22, 2011 Product Specification.
[10] Simulation and Synthesis Techniques for Asynchronous FIFO Design Clifford E.Cummings, Sunburst Design, Inc.
SNUG San Jose 2002 Rev 1.2., FIFO Architecture, Functions, and Applications SCAA042A November 1999.

Abstract:This article presents the design of L-band branch line balun using microstrip configuration on high resistive silicon substrate (ρ>8KΩ-cm). In comparison to earlier designs better performance is achieved by meandering all the four branches and appending a quarter wavelength short circuited stub at the upper right corner of the structure. The circuit is designed using circuit simulator of Agilent's advanced design system (ADS) and further verified using Ansoft's FEM and ADS's MoM based electromagnetic solvers. Comparative study is carried out among various simulation techniques and analyzed. Fabrication methodology along with design steps are detailed in this article. Proposed design saves around 60% print area as compared to conventional topology. Further comparison with other reported topologies have also been discussed.
Keywords: Branch line balun, high resistive silicon, microstrip line, short circuited stub, via hole.

[1] Microwave Engineering-D.M Pozar, Wiley & Sons, Student Edition 2010.
[2] Ghali, H. and T. A. Moselhy, "Miniaturized fractal rat-race, branch-line, and coupled-line hybrids," IEEE Trans. Microwave Theory
Tech., Vol. 52, 2513-2520, 2000.
[3] Ang, K. S., Y. C. Leong, and C. H. Lee, "Multisection Impedance-transforming coupled-line baluns," IEEE Trans. Microwave
Theory Tech., Vol. 51,536-541, 2003.
[4] Zhang, Z. and S. Xu, "A novel balun structure with a composite right left-handed transmission line," Microwave Opt. Technol. Lett., Vol. 45, 422-424, 2005.
[5] RF and Microwave Coupled Line Circuits-Mongia, Bahl, Bhatia and Hong, Artech House, 2010.
[6] Tseng C.F and Lu S.C "A Broadband Balun using meander line" Progress in Electromagnetic Research Symposium, Suzhou,
China. ISSN 1559-9450, 501-504 September 12-16, 2011.
[7] Kamaljeet Singh, Ayan Karmakar & K. Nagachenchaiah," Dual Band(1:4) Wilkinson Power Divider on Silicon", International
Journal of Electronics ,Vol.1, No.1,pp.4-6, May 2012.
[8] Kamaljeet Singh, Ayan Karmakar & K. Nagachenchaiah,"Design and Development of X-band Planar Balun on Si substrate",
submitted for Journal Publication, "unpublished".
[9] Li, J. L., S. W. Qu, and Q. Xue, "Miniaturized branch-line balun with bandwidth enhancement," IEE Electron. Lett. Vol. 43, pp
931-932, 2007.
[10] ADS 2009, Agilent Technologies.

Abstract:Mining frequent itemsets is one of the most investigated fields in data mining. It is a fundamental and crucial task. In data mining approach, the quantitative attributes should be appropriately dealt with as well as the Boolean attributes. Apriori Algorithm is one the best methods to extract the frequent mining Data Set. This paper gives us a brief review of apriori algorithm along with its uses to various fields and with various algorithms.
Keywords: Association rules, Apriori algorithm, Data mining, frequent itemsets.

[1] Qian. J, Ye.F, Lv.P, "An Incremental Attribute Reduction Algorithm in Decision Table", IEEE- FSKD, pp. 1848-1852, 2010.
[2] Zheng . J, Zhang. D, Stephen C. H, Zhou. X, "An efficient algorithm for frequent itemsets in data mining ", IEEE – 2010.
[3] Watanabe. T, "An Improvement of Fuzzy Association Rules Mining
[4] Algorithm Based on Redundacy of Rules", IEEE, pp. 68 -73, 2010.
[5] Agrawal R., T. Imielinski, A. Swami, "Mining association rules between sets of items in large databases", in
Proceedings of the ACM SIGMOD Conference on Management of Data. pp. 207-216ˈ 1993.
[6] Agrawal R., R. Srikant, "Fast algorithms for mining association rules", The International Conference on Very Large Databases,
pp. 487-499, 1994.
[7] Brin S., R. Motwani, J.D. Ullman, S. Tsur, "Dynamic itemset counting and implication rules for market basket data", in
Proceedings of the ACM SIGMOD International Conference on Management of Data, pp. 255–264, 1997.
[8] Brin S., R. Motwani, C. Silverstein, "Beyond market baskets: generalizing association rules to correlations", in
Proceedings of the ACM SIGMOD International Conference on Management of Data, Tuscon, Arizona, pp. 265-276, 1997.
[9] Toivonen H., "Sampling large databases for association rules", in Proceedings of 22nd VLDB Conference, Mumbai,
India, pp. 134-145, 1996.
[10] Savasere A., E. Omiecinski, S.B. Navathe, "An efficient algorithm for mining association rules in large databases", in
Proceedings of 21th International Conference on Very Large Data Bases (VLDB'95), Zurich, pp. 432-444, 1995..

Abstract:Abstract:"Beginning with practical difficulties in teaching communication systems in class room, this paper describes a set of innovative experimental demonstrations developed using SDR". Communication engineering is one of the interesting, at the same time difficult subject to learn if the concept is not clear or well explained. Normal practice is that the faculties will just give a theoretical class on communication systems and for students the various communication processes like filtering, modulation, demodulation etc. are just imaginary things. Giving a clear idea about these things to a graduate and under graduate student is a little difficult task. The main aim of SDR is to create an attractive learning platform for the students where they are freed from the boring routine of theoretical learning. We are challenging current education system to think outside the "board", where students will feel excited to learn something new so that they can physically feel and have a real time experience, which would be quite difficult to forget, for which the expense required would be quite high. So in order to better our possibilities, we suggest this software which would equip them to visualize a solid image of what they are learning about. Another fact is that as this software is so simple and is easy to learn and is feasible for everyone who would like to have basics in electronics and communication. This software is worth a stepping stone for those who would dream about being a "real" engineer. This will boost engineering students having great struggle to understand and learn communication subjects. The soul of education system should transform from "cramming as you learn" to "see as you learn'.
Keywords:Attractive learning platform, GNU Radio, SDR, USRP, Experimental demonstration.

[1] Sharlene Katz"Using Software Defined Radio (SDR) To Demonstrate Concepts In Communications and Signal Processing
Courses", Proceedings of the 39th ASEE/IEEE Frontiers in Education Conference, 2009.
[2] "Goodman, Peter "A Software-Defined Radio Project for First Year ECET Students", Proceedings of the ASEE Annual
onference, 2007.
[3] Kubichek, Robert, et al, "A Comprehensive Suite of Tools for Teaching Communications Courses", Proceedings of the ASEE
Annual Conference, 2006.
[4] Dunne, Bruce, and Cooke, Melvin, "Design of a Hardware Platform foe analog Communications Laboratory", Proceedings of
the ASEE Annual Conference, 2008.
[5] Frolik, Jeff, "Laboratory Enhancement of Digital and Wireless Communications Courses", Proceedings of the ASEE Annual
Conference, 2005.
[6] Reed, Jeffrey, "Software Radio: A Modern Approach to Radio Engineering", Prentice Hall, 2005.
[7] Bard, John and Kovarik, Vincent, "Software Defined Radio: The Software Communications Architecture, "Wiley series in
software radio, 2007.
[8] Ramanathan R, "Implimentation of a Low Cost Synthetic Aperture Radar using software defined radio", Proceedings of second
international Conference on computing. Communication and networking technologies, 2010.
[9] Ettus Research LLC:http://www.ettus.com
[10] Soft rock and other SDR Radios:http://www.softrockradio.org/

Abstract:Power is the limiting factor in traditional CMOS scaling and must be dealt with aggressively. With the scaling of technology and the need for high performance and more functionality, power dissipation becomes a major bottleneck for a system design. Power gating of functional units has been proved to be an effective technique to reduce power consumption. This paper describe about to design of an ALU block with sleep mode to reduce the power consumption of the circuit. Local sleep transistors are used to achieve sleep mode. During sleep mode one functional unit is working and another functional unit is in idle state. i.e., it disconnects the idle logic blocks from the power supply. Architecture and functionality of the ALU implemented on FPGA and is tested using DSCH tool. Power analysis is carried out using MICROWIND tool.
Keywords: Low Power, Power gating technique, Sleep mode, FPGA

[1] J.Adam Butts and Gurindar S. Sohi. "A Static Power model for Architects". In MICRO – 33 Proceedings of the 33rd Annual
IEEE/ACM International Symposium on Micro architecture, 2000. pp. 191-201.
[2] M.Chang,C.Chang,C.Chao,K.Goto,M.Leong,L.Lu,and C.Diaz, "Transistor- and Circuit-Design Optimization for Low-Power CMOS",
IEEE Transactions on Electron Devices, January 2008.
[3] Richa Srivastava, S.A .Imam, Sujata Pandey, "Low Power Design Techniques for high performance Digital Integrated Circuits,"
MASAUM Journal of Reviews and Surveys,Vol. 1, No.1, 2009.
[4] Frank Propen, "Low power design guide" reference book.
[5] Neil H.E.,David Harris, "CMOS VLSI Design" Third Edition, Boston: Pearson, 2005 .
[6] Anantha P. Chandrakasan and Robert W. Brodersen "Minimizing Power Consumption in CMOS Circuits" Department of EECS,
University of California at Berkeley.
[7] B. Davari, R. H. Dennard and G. G. Shahidi, "CMOS Scaling for High Performance and Low Powe The Next Ten Years," Proc.
IEEE, April 1995, pp. 595-606.
[8] Power Optimization [Online]. Available: http://en.wikipedia.org/wiki/Power_optimization_(EDA).
[9] Power optimizations in FPGA designs [online]. http://www.altera.com/literature/cp/cp-pwropt.pdf.

Abstract:Portable multimedia and digital signal processing (DSP) systems, which typically require flexible processing ability, low power consumption, and short design cycle, have become increasingly popular over the past few years. Many multimedia and DSP applications are highly multiplication intensive so that the performance and power consumption of these systems are dominated by multipliers. The computation of the multipliers manipulates two input data to generate many partial products for subsequent addition operations, which in the CMOS circuit design requires many switching activities. Thus, switching activity within the functional unit requires for majority of power consumption and also increases delay .this approach dynamically detects the input range of multipliers and disables the switching operation of non effective ranges .Therefore, minimizing the switching activities can effectively reduce power dissipation and increase the speed of operation without impacting the circuit's operational performance. Here attempt is made to combine configuration, partially guarded computation, and the truncation technique to design a high speed and powerefficient configurable BM (CBM). The main concerns are speed, power efficiency and structural flexibility. The proposed multiplier not only perform single 16-b, single 8-b, or twin parallel 8-b multiplication operations but also offer a flexible tradeoff between output accuracy and power consumption to achieve more power savings.
Keywords: Booth multiplier (BM), configurable booth multiplier (CBM).

[1]. J. Choi, J. Jeon, and K. Choi, "Power minimization of function units by partially guarded computation," in Proc. Int. Symp. Low
Power Electron. Des., Jul. 2000, pp. 131–136.
[2]. Fayed A and M. A. Bayoumi, "A novel architecture for low-power design of parallel multipliers," in Proc. IEEE Comput. Soc.
Annu Workshop VLSI, Apr. 2001, pp. 149–154.
[3]. N. Honarmand and A. A. Kusha, "Low power minimization combinational multipliers using data-driven signal gating," in Proc.
IEEE Int. Conf. Asia-Pacific Circuits Syst., Dec. 2006, pp. 1430– 1433.
[4]. K.-H. Chen and Y.-S. Chu, "A spurious-power suppression technique for multimedia/DSP applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 1, pp. 132–143, Jan. 2009.
[5]. T. Yamanaka and V. G. Moshnyaga, "Reducing energy of digital multiplier by adjusting voltage supply to multiplicand variation,"
in Proc. 46th IEEE Midwest Symp. Circuits Syst., Dec. 2003, pp. 1423–1426.
[6]. N.-Y. Shen and O. T.-C. Chen, "Low-power multipliers by minimizing switching activities of partial products," in Proc. IEEE Int.
Symp. Circuits Syst., May 2002, vol. 4, pp. 93–96.
[7]. M. J. Schulte and E. E. Swartzlander Jr., "Truncated multiplication with correction constant," in Proc. Workshop VLSI Signal
Process., Oct.1993, pp. 388–396.
[8]. S. J. Jou, M. H. Tsai, and Y. L. Tsao, "Low-error reduced-width Booth multipliers for DSP applications," IEEE Trans. Circuits
Syst. I, Fundam. Theory Appl., vol. 50, no. 11, pp. 1470–1474, Nov.2003.
[9]. K. J. Cho, K. C. Lee, J. G. Chung, and K. K. Parhi, "Design of lowerror fixed-width modified booth multiplier," IEEE Trans. Very
Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 522–531, May2004.
[10]. T.-B. Juang and S.-F. Hsiao, "Low-power carry-free fixed-width multipliers with low-cost compensation circuit," IEEE
Trans.Circuits Syst.II, Analog Digit. Signal Process. vol. 52, no. 6, pp. 299–303, Jun. 2005.

Abstract:This paper presents the design and fabrication of bandpass filter for frequency-modulated continuous wave radar system. A bandpass filter was designed at the operating center frequency of 456 MHz, bandwidth of 60 MHz, 3 dB insertion loss, 1.1 VSWR, 50 ohm impedance. The design filter was simulated using ADS 2011. The outcome of this research was a prototype of a 456 MHz bandpass filter and the results of the measurement were approximately similar to the required specifications.
Keywords:bpf, bandwidth, insertion loss, vswr

[1] Alaydrus, M, Designing Microstrip Bandpass Filter at 3.2 GHz, International Journal on Electrical Engineering and Informatics,
2(2), 2010, 71-78.
[2] White FJ, High Frequency Technique (New Jersey, John Wiley & Sons, 2004).
[3] M. Ganesh Madhan et al, Design and Fabrication of Transmission line base Wideband band pass filter, Procedia Engineering, 2012;
30: 646-653.
[4] Sayre WC, Complete Wireless Design (New York, McGraw-Hill, 2008).

Abstract:The latest development of Broadband Power Line Communication Network may offer a platform for synchrophasor-sensor network in power distribution networks to establish a smart grid. Random data traffic passing through the slave-station of synchrophasor-sensor network can be viewed as packet entering of a queue. Since the length of queue is limited the packet loss may occur. This negatively affects the queuing system performance. Our numerical evaluation shows that for 1,000 random packet arrival, with 14-150 Mbps arrival rate, 100 Mbps service rate, and 64 Mbit buffer capacities, there is average packet loss of 6.75 %. If the buffer capacity is increased to 128 Mbit, then average of packet loss is reduced to 6.69 %. Our numerical test shows that the option to increase queue service rate may reduce packet loss probability more significantly than to increase the buffer capacity of the queue system.
Keywords:Broadband PLC; Network; Packet loss; Queue

[1] Li.Fangxing, Qiao.W, Sun.H, Smart Transmission Grid : Vision and Framework, IEEE Transaction on Smart Grid, Vol .1, No.2,
September 2010.
[2] L Qingwen,Z.Shengli, B. Georgios , Queuing With Adaptiv Modulation and Coding Over Wireless Links; Cross-Layer Analysis
and Design. IEEE Transaction on Wireless Communication.Vol.4.No.3.May 2005.
[3] B.S Aggelos, T.A. Georgios, L.P Dimitris, B.G. Anastasias , Selective Automation Upgrade in Distribution Networks Toward a
Smarter Grid. IEEE Transaction on Smart Grid. Vol.1. No.3. December 2010.
[4] Rogers.K.M, K. Ray, K. Himanshu, A Angel, L Aquino, J Thomas, An Authenticated Control Framework for Distributed Support
on the Smart Grid. IEEE. Transaction on Smart Grid Vol.1.No.1. June 2010
[5] Yoon. S-G,Yun .J, Bahk S, Adaptive Contention Window Mechanism for Enhanching Throughput in HomePlug AV Network , 1-
4244-1457-1/08/ IEEE. 2008.
[6] N-G James, W Robert : "Control and Automation of Electrical Power Distribution Systems" ; CRC Press Taylor & Francis Group,
6000 Broken Sound Parkway NW, Suite 300. Boca Raton/London/New York. 2007.
[7] Hayes. J. F, Ghanes Babu.T.V.J," Modelling and Analysis of Telecommunications Networks:, John Wiley & Sons. 2004
[8] H.Hrasnica, A. Haidine and R.Lehnert; "Broadband Powerline Communications_Network Design", John Wiley & Sons, 2004.
[9] Kreyszig E : "Advanced Engineering Mathematics", by John Willey & Sons. Inc. 1988
[10] L.LiPing: " Performances and Quality of Service of PLC Network for MV and LV distribution systems", Thesis of Doctorat de I'
Institut National Polytechnique de Lorraine. 2006.