Volume-2 (International Conference on Emerging Trend in Engineering and Management Research (ICETEMR-2016))
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | Highly Programmable Test Pattern Generation with Optimized DFT Architecture for VLSI Testing |
Country | : | India |
Authors | : | C. Narmadha || G. Mohanraj |
Abstract: Many attempts have been carried out to overcome the bottleneck of test data bandwidth between the tester and the chip in the concept of combining BIST and test data compression. In this paper we present a new test data-compression scheme that is a hybrid approach between external testing and Built-In Self-Test (BIST). The proposed approach is based on Low-Power (LP) programmable generator capable of producing.......
[2]. S. Bhunia, H. Mahmoodi, D. Ghosh, S. Mukhopadhyay, and K. Roy, "Low-power scan design using first-level supply gating," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 3, pp. 384–395, Mar 2005.
[3]. Y. Bonhomme, P. Girard, L. Guiller, C. Landrault, and S. Pravossoudovitch, "A gated clock scheme for low power scan testing of logic ICs or embedded cores," in Proc. 10th Asian Test Symp., Nov. 2001, pp. 253–258.
[4]. F. Corno, M. Rebaudengo, M. Reorda, G. Squillero, and M. Violante, "Low power BIST via non-linear hybrid cellular automata," in Proc. 18th IEEE VLSI Test Symp., Apr.–May 2000, pp. 29–34.
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | A Hardware Reconfigurable For Dtt Based On Image And Video Coding |
Country | : | India |
Authors | : | B.Arun || K.Somu |
Abstract: Advances in the areas of image coding have generated a growing interest in discrete transforms. The demand of high quality with a limited use of computational resources and improved cost benefits has lead to experimentation with transform coding methods. This project deals with Discrete Tchebichef Transform (DTT) which is a polynomial-based orthogonal transform. Image quality measures that span both the subjective and objective evaluation techniques are computed for the compressed images and the results are analyzed by taking the statistical properties of the images into account......
[2]. L.-M. Po and W.-C. Ma, "A novel four-step search algorithm for fast block motion estimation," IEEE Trans. Circuits Syst. Video Technol., vol. 6, no. 3, pp. 313–317, Jun. 1996.
[3]. JVT of ISO/IEC MPEG, ITU-T VCEG, MVC Software Reference Manual-JMVC 8.2, document Rec. JVT-B118r2, May 2010.
[4]. J.-C. Tuan, T.-S. Chang, and C.-W. Jen, "On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 1, pp. 61–72, Jan. 2002.
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | Variable Length Dynamic Shifting Based Lfsr Multiple Scan Chain For Test Compression |
Country | : | India |
Authors | : | M.Deepa || A.Sathishkumar || S.Saravanan |
Abstract: The project presents a test pattern compression method for circuits with a high number of parallel scan chains .It reduces test time while it keeps hardware overhead low. The decompression method is based on the continuous LFSR reseeding that is used in such a way that it enables LFSR lockout escaping within a small number of clock cycles. It requires a separate controlling of the LFSR de-compressor and the scan chain clock input......
[1]. Abu-Issa.A and Quigley.S, ―Bit-swapping LFSR and scan-chain ordering: A novel technique for peak- and average-power reduction in scan-based BIST,‖ IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 28, no. 5, pp. 755–759, May 2009.
[2]. Bhunia.S, Mahmoodi.H, Ghosh.D, Mukhopadhyay.S, and Roy.K,―Low-power scan design using first-level supply gating,‖ IEEE Trans.Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 3, pp. 384–395, Mar.2005.
[3]. Bonhomme.Y, Girard.P, Guiller.L, Landrault.C, and Pravossoudovitch.S,―A gated clock scheme for low power scan testing of logic ICs or embedded cores,‖ in Proc. 10th Asian Test Symp., Nov. 2001, pp. 253–25
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | A 4g Technology Vlsi Architecture By Shift Based Accumulation In Sc-Fdma Mimo Detectors |
Country | : | India |
Authors | : | A. Priyanka || A.Saravanan |
Abstract: This project focuses on high throughput and lower complexity using MIMO SC-FDMA detectors. In LTE SC-FDMA is used in the uplink, which saves power in mobile devices. Beam forming is a technique that transmits the input at different angles. Diversity in the MIMO transmits the input signal and anyone of the output received which is more similar to the transmitted signal. Thus the quality of service is improved by MIMO technique...........
[1]. C. P. Fan and C. H. Fang, "Efficient RC low-power bus encoding methods for crosstalk reduction," Integr. VLSI J., vol. 44, no. 1,pp. 75–86, Jan.
[2]. S. Murali, C. Seiculescu, L. Benini, and G. De Micheli, "Synthesis of networks on chips for 3D systems on chips," in Proc. Asia South Pacific Design Autom. conf., Jan. 2009, pp. 242–247.
[3]. E. Musoll, T. Lang, and J. Cortadella, "Working-zone encoding for reducing the energy in microprocessor address buses," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 6, no. 4, pp. 568–572, Dec. 1998.
[4]. M. Palesi, G. Ascia, F. Fazzino, and V. Catania, "Data encoding schemes in for networks on chip topology synthesis for 3-D systems on chips," in Proc.IEEE Trans.Comput.-Aided Design Integr. Circuits Syst., vol. 29, no.12, pp.1987- 2000, Dec. 2010
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | A Two Dimensional Median Filter Design Using Low Power Filter Architecture |
Country | : | India |
Authors | : | R.Vinodhini || G.Mohanraj |
Abstract: This brief presents a power architecture for the design of two dimensional median filter .Receiving an input sample and generating a median output at each machine cycle. Sorting method used. The power consumption is reduced by decreasing the number of signal transitions in the circuit. This can be done by keeping the stored samples immobile in the window through the use of token ring in our architecture .Power consumption ,Area, and complexity were successfully reduced.
[1]. Cadenas J. Megson G.M. Sherratt R.S. and Huerta P. (2012), "Fast median calculation‟, Electron. Lett., vol. 48, no. 10, pp. 558–560.
[2]. Chelcea T. and Nowick S.(2004), "Robust interfaces for mixed-timing systems‟, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 8, pp. 857–873.
[3]. Chen O. Wang S. and Y.W.wu.(2003), "Minimization of switching activities of partial products for designing low-power multipliers‟, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 3, pp. 418–433.
[4]. Chen R.D. Chen P.Y, and Yeh C.H.(2013), "Design of an area-efficient onedimensional median filter‟, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 10, pp. 662–666.
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | Comparison Of Seven Level Inverter With Reduced Number Of Switches And Their Thd's In PI Controller |
Country | : | India |
Authors | : | Manivarma.M || Suguna.J || Vimal raj.P |
Abstract: This paper gives a description about a seven level inverter, which henceforth shows the comparison of their THD levels while comparing it with various numbers of switches. In addition to that a PI controller is simulated with RL and IM as its loads with their corresponding THD's are simulated in Matlab. The above mentioned comparison is implemented using time-domain simulation studies.
Keywards— PI-Proportional Integral controller, THD-Total Harmonic Distortion, HVDC- High voltage DC transmission, CSI- current source inverter, VSI-voltage source inverter, MLI - Multilevel Inverter, CHB-cascaded H bridge inverter, FCI-Flying capacitor inverter, DCI-Diode clamped inverter.
[1]. G.Bhuvaneshwari and Nagaraju " multilevel inverters – a comparative study" vol .51 no.2 march – april 2005.
[2]. M. Hagiwara and H. Akagi, "Control and experiment of pulse-width modulated modular multilevel converters," IEEE Trans. Power Electron, Vol. 24, No.7, Ju1 2009, pp. 1737-1746.
[3]. P. Cortes, M. P. Kazmierkowski, R. Kennel, et ai, "Predictive Control in Power Electronics and Drives," IEEE Trans. Ind. Electron., Vol.55, No.2, Dec. 2008, pp. 4312-4324.
[4]. A. Nabae, I Takashashi, and H. Akagi, " A new neutral –point clamped PWM inverter," IEEE Trans. Ind Application Vol. No. IA- 17,PP 518-523,Sept/oc 1981.
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | An Area Efficient Decoder For Sc-Fdma Mimo Using Higher Order Constellations And Its Performance Analyzes |
Country | : | India |
Authors | : | N.Divya bharathi || N.Saravanan || D.Balasubramaniam |
Abstract: Multiple-input multiple-output (MIMO) single carrier frequency division multiple access (SC-FDMA), which combines the advantage of diversities with frequency domain equalizers (FDE), has drawn great attention recently. Due to invention of digital video broadcasting 16-QAM and 64-QAM schemes are most widely used in recent wireless systems.......
Keywords -SC-FDMA,LTE,MIMO,MMSE,VLSI IMPLEMENTATION
[1]. Anwar.K and Matsumoto.T, "Low complexity time-concatenated turbo equalization for block transmission without guard interval: Part 1–The concept," Wireless Pers. Commun., Springer, 2012, DOI: 10.1007/s11277-012-0563-0 (Online 24 March 2012).
[2]. Anwar.K, Zhou.H, and Matsumoto.T, "Chained turbo equalization for block transmission without guard interval," in IEEE VTC-Spring 2010,Taiwan, May 2010.
[3]. Anwar.K, Zhou.H, and Matsumoto.T, "Chained turbo equalization for SC-FDMA systems without cylic prefix," in IEEE Globecom 2010 Workshop on Broadband Single Carrier and Frequency Domain Communications,Miami, Dec. 2010.
[4]. Blbert M. Chan, Inkyu Lee, "A New Reduced-Complexity Sphere Decoder For Multiple Antenna Systems," IEEE International Conference On Commnications, vol.1,pp.460-464, May 2002.
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | Biosignal Processing For Measuring The Physiological Parameters By Using Tms320c6416 Processor With Wbasn |
Country | : | India |
Authors | : | N.Mohanraj || A.Srinivasan || D.Balasubramaniam |
Abstract: As today people facing many challenges on the health conditions due to various reasons. For this new technology introduced day to day life but it is not reached to the people or users and also not aware of it. Now people needs to know their health conditions by visiting to hospital and need to spend time on it. This is really as hazardous situation to the users. In order to solve the issue this project can be implemented.....
Keywords : WBASN, Wireless Sensors, TMS320C6416 Processor.
[1]. K. Malhi, .Wireless sensors network based physiological parameters monitoring system, M.S. thesis, Massey University, Palmerton, New Zealand, 2010.
[2]. S. C. Mukhopadhyay and G. Sen Gupta "Towards the development of an Integrated Sensing System for Health Monitoring" 978-1-4244-1938-8/08/$25.00 C 2008 IEEE.
[3]. Ademola Philip Abidoye, Nureni Ayofe Azeez, Ademola Olusola Adesina, Kehinde K. Agbele, and Henry O. Nyongesa, Journal of Sensor Technology, 2011, 1, 22-28, doi:10.4236/jst.2011.12004 Published Online June 2011 http://www.SciRP.org/journal/jst.
[4]. S. Vijendra, "Efficient Clustering for High Dimensional Data: Subspace Based Clustering and Density Based Clustering," Information Technology Journal, Vol. 10, No. 6, 2011, pp. 1092-1105. doi:10.3923/itj.2011.1092.1105.
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | Channel Matrix Pre-Computation For Mimo Ofdm Systems In High Mobility Fading Channels |
Country | : | India |
Authors | : | P.Dhivya Bharathi || N.Umapathi |
Abstract: A novel technique to enhance the robustness of space–frequency block coded (SFBC) orthogonal frequency-division multiplexing (OFDM) systems. The proposed system shapes the channel matrix of a frequency-selective fading channel into a piecewise flat--fading over each block of two adjacent subcarriers. Analytical and simulation results show that the proposed scheme substantially outperforms the conventional SFBC in frequency-selective fading channels, which assumes that the channel parameters are equal over the duration of the codeword...........
Keywords: Frequency selective channels, orthogonal frequency division multiplexing (OFDM), precoding, space frequency block coded (SFBC), space time block codes (STBCs).
[1]. Ajey.S ,Srivalli.B and Rangaraj.G.V., ―On Performance of MIMO-OFDM Based LTE Systems‖, International Conference on Wireless Communications and Sensor Computing, pp 1-5, 2010.]
[2]. Al-Janabi.M.S. ,Tsimenidis.C.C., B. S. Sharif and S. Y. Le Goff, ―Bit and Power Allocation Strategy for AMC-based MIMO-OFDMA WiMAX Systems‖, IEEE 6th International Conference on Wireless and Mobile Computing, Networking and Communications, pp 575-579, 2010. [20] E. Sengul, E. Akay and E. Ayanoglu, ―Diversity Analysis of Single and Multiple Beamforming", IEEE Trans. Commun., vol. 54, no. 6, pp. 990-993, June 2006
[3]. Chao-wang Huang, Pang-An Ting, and Chia-Chi Huang ―A Novel Message Passing Based MIMO-OFDM Data Detector with a Progressive Parallel ICI Canceller.‖ IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. 10, NO. 4, APRIL 2011.
[4]. Ekbatani.S and Jafarkhani.H, ―Combining beamforming and space-time coding using quantized feedback," IEEE Trans. Wireless Commun., vol. 7, no. 3, pp. 898-908, Mar. 2008.
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | Implementation of Next-Generation Video Codec In-Block Prediction-Based Scheme Using DTT |
Country | : | India |
Authors | : | S.Gomathi, PG Student || MR. S.M. Balamurugan Assistant Professor |
Abstract: A low-complexity approximation for the discrete Tchebichef transforms (DTT). The proposed forward and inverse transforms are multiplication-free and require a reduced number of additions and bit-shifting operations. Numerical compression simulations demonstrate the efficiency of the proposed transform for image and video coding. Furthermore, Xilinx Virtex-6 FPGA based hardware realization shows 44.9% reduction in dynamic power consumption and 64.7% lower area when compared to the literature.........
Keywords –Frame recompression, high-efficiency video coding (HEVC), motion estimation, video encoder approximate DTT, fast algorithms, image and video coding.
[1]. R. Mukundan, S. Ong, and P. A. Lee, ―Image analysis by Tchebichef moments,‖ IEEE Trans. Image Process., vol. 10, no. 9, pp. 1357–1364, 2001.
[2]. L. Leida, Z. Hancheng, Y. Gaobo, and Q. Jiansheng, ―Referenceless measure of blocking artifacts by tchebichef kernel analysis,‖ IEEE Signal Process. Lett., vol. 21, pp. 122–125, Jan. 2014.
[3]. H. Huang, G. Coatrieux, H. Shu, L. Luo, and C. Roux, ―Blind integrity verification of medical images,‖ IEEE Trans. Inf. Technol. Biomed., vol. 16, pp. 1122–1126, Nov. 2012.
[4]. F. Ernawan, N. Abu, and N. Suryana, ―TMT quantization table generation based on psychovisual threshold for image compression,‖ in 2013 Int. Conf. Information and Communication Technology (ICoICT), Mar. 2013, pp. 202–207.