Volume-1 ~ Issue-6
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | Qos Parameters Comparison for 802.11 B, A&G Standards |
Country | : | India |
Authors | : | Arun uniyal |
: | 10.9790/2834-0160104 |
Abstract: Wireless networking refers to the technology that enables two or more nodes to communicate over radio frequency, using a network protocol. Advancement in wireless networking technology, wireless local area networks (WLANs) are used almost everywhere like Home, Business and in corporate environments etc. In this paper theoretical analysis has been used to predict the Bandwidth efficiency, total packet delay, protection mechanisms and power consumption in IEEE 802.11a, 802.11b and 802.11g WLANs .
Keywords: IEEE 802.11b, IEEE 802.11a, IEEE 802.11g
Keywords: IEEE 802.11b, IEEE 802.11a, IEEE 802.11g
[1] IEEE 802.11 WG part 11a, "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications, High-speed Physical Layer in the 5 GHz Band," 1999
[2] IEEE 802.11 WG part 11b, "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications, Higher Speed PHY Layer Extension in the 2.4 GHz Band,"1999
[3] IEEE 802.11 WG part 11g, "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications, Further Higher Speed Physical Layer Extension in the 2.4 GHz Band," 2003.
[4] IEEE Std. 802.11b, "Higher-Speed Physical Layer (PHY) Extension in the 2.4 GHz Band," 2001.
[5] IEEE Std. 802.11g, "Further Higher-Speed Physical Layer Extension in the 2.4 GHz Band," 2003.
[2] IEEE 802.11 WG part 11b, "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications, Higher Speed PHY Layer Extension in the 2.4 GHz Band,"1999
[3] IEEE 802.11 WG part 11g, "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications, Further Higher Speed Physical Layer Extension in the 2.4 GHz Band," 2003.
[4] IEEE Std. 802.11b, "Higher-Speed Physical Layer (PHY) Extension in the 2.4 GHz Band," 2001.
[5] IEEE Std. 802.11g, "Further Higher-Speed Physical Layer Extension in the 2.4 GHz Band," 2003.
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | "Agricon"-Weather Monitoring System and Irrigation Controller |
Country | : | India |
Authors | : | Pranita Bhosale || V.V.Dixit |
: | 10.9790/2834-0160511 |
Abstract : For weather monitoring system and irrigation controller, we need to measure different parameters i.e. Atmospheric temperature, Humidity, Wind speed, Wind direction, Radiation, Soil temperature, Sunshine and Rain fall etc. The key objective of this project is to report on a developed indigenous low cost time based microcontroller based irrigation scheduler who performs user defined functions and outputs commands to derive appropriate actuators (relay, solenoid valves, motor). A soil moisture sensor was modeled, simulated and tested for achieving, with low-cost, accurate and reliable measurements. A low-cost high-performance and small temperature sensor is used, with the same PCB circuit it can measure humidity also. The tipping bucket rain gauge is used to measure rain fall. After a pre-set amount of precipitation falls, the lever tips, dumping the collected water and sending an electrical signal. An anemometer is a device used for measuring wind speed, and is a common weather station instrument. Hence current research focuses on precision agriculture, soil conservation and crop irrigation scheduling and water quantity control for increasing water use efficiency. There is a need to develop new indigenous irrigation controller to improve farm productivity and input use efficiency of water and other nutrients. This system presents the design and development of Irrigation controller System built around PIC16F877A microcontroller. The system consists of microcontroller, peripherals including RTC, LCD and driver circuit relay to switch on/off a motor.
Keywords – Anemometer, irrigation controller, irrigation scheduler, tipping bucket rain gauge, weather monitoring
Keywords – Anemometer, irrigation controller, irrigation scheduler, tipping bucket rain gauge, weather monitoring
Journal Papers:
[1] Integrated sensor suite installation manual
[2] P. Javadi Kia, A. Tabatabaee Far, M. Omid, R. Alimardani and L. Naderloo," ," Intelligent Control Based Fuzzy Logic for Automation of Greenhouse Irrigation System and Evaluation in Relation to Conventional Systems"in the World Applied Sciences Journal 6 (1): 16-23,2009.
[3] Hao sipeng Zhang Yangfei Li Xianyun Yuan Yue, The equivalent wind speed model in the wind farm dynamic analysis, Forth international conference on Electric Utility Deregulation and Power Technologies (DRPT),2011
[4] Cuihong Liu Wentao Ren Benhua Zhang Changyi Lv, The application of soil temperature measurement by LM35 temperature sensors, International conference on Electronic and Mechanical Engineering and Information Technology (EMEIT),2011
[5] Hao sipeng Zhang Yangfei Li Xianyun Yuan Yue Sch. Of power Electr. Eng., Nanjing Inst. Of Technol, Nanjing, China "Equivalent wind speed model in wind farm dyanamic analysis" 4th International Conference on Electric Utility Deregulation and Restructuring and Power Technologies (DRPT),2011
[6] Sulaiman, S. Manut, A. Nur Firdaus, A.R, Design, Fabrication and testing of Fringing Electric Field Soil Moisture sensor for wireless Precision Agriculture Applications, International Conference on Information and Multimedia Technology,2009,ICIMT'09
[7] Singh,N.Mohan,A. Dept. of Phys., Nehru Coll., Chhibramau "Determination of size and number density of water droplets by the measurement of intensity of scattered light" International Conference on Mathematical Methods in Electromagnetic Theory, 1998. MMET 98. 1998
[8] Jiachun Li Wentei Tu, An Irrigation Control System Based on C8051F and ARM, International Conference on Digital Manufacturing and Automation (ICDMA), 2010
[9] Valente, A. Boaventura Cunha, J. Couto, C., Soil moisture sensor with built-in fault-detection capabilities, Proceedings of the 24th Annual Conference of the IEEE Industrial Electronics Society, 1998. IECON '98.
[10] Sulaiman, S. Manut, A. Nur Firdaus, A.R, Design, Fabrication and Testing of Fringing Electric Field Soil Moisture Sensor for Wireless Precision Agriculture Applications, International Conference on Information and Multimedia Technology, 2009. ICIMT '09.
[1] Integrated sensor suite installation manual
[2] P. Javadi Kia, A. Tabatabaee Far, M. Omid, R. Alimardani and L. Naderloo," ," Intelligent Control Based Fuzzy Logic for Automation of Greenhouse Irrigation System and Evaluation in Relation to Conventional Systems"in the World Applied Sciences Journal 6 (1): 16-23,2009.
[3] Hao sipeng Zhang Yangfei Li Xianyun Yuan Yue, The equivalent wind speed model in the wind farm dynamic analysis, Forth international conference on Electric Utility Deregulation and Power Technologies (DRPT),2011
[4] Cuihong Liu Wentao Ren Benhua Zhang Changyi Lv, The application of soil temperature measurement by LM35 temperature sensors, International conference on Electronic and Mechanical Engineering and Information Technology (EMEIT),2011
[5] Hao sipeng Zhang Yangfei Li Xianyun Yuan Yue Sch. Of power Electr. Eng., Nanjing Inst. Of Technol, Nanjing, China "Equivalent wind speed model in wind farm dyanamic analysis" 4th International Conference on Electric Utility Deregulation and Restructuring and Power Technologies (DRPT),2011
[6] Sulaiman, S. Manut, A. Nur Firdaus, A.R, Design, Fabrication and testing of Fringing Electric Field Soil Moisture sensor for wireless Precision Agriculture Applications, International Conference on Information and Multimedia Technology,2009,ICIMT'09
[7] Singh,N.Mohan,A. Dept. of Phys., Nehru Coll., Chhibramau "Determination of size and number density of water droplets by the measurement of intensity of scattered light" International Conference on Mathematical Methods in Electromagnetic Theory, 1998. MMET 98. 1998
[8] Jiachun Li Wentei Tu, An Irrigation Control System Based on C8051F and ARM, International Conference on Digital Manufacturing and Automation (ICDMA), 2010
[9] Valente, A. Boaventura Cunha, J. Couto, C., Soil moisture sensor with built-in fault-detection capabilities, Proceedings of the 24th Annual Conference of the IEEE Industrial Electronics Society, 1998. IECON '98.
[10] Sulaiman, S. Manut, A. Nur Firdaus, A.R, Design, Fabrication and Testing of Fringing Electric Field Soil Moisture Sensor for Wireless Precision Agriculture Applications, International Conference on Information and Multimedia Technology, 2009. ICIMT '09.
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | Approximation Method for High Speed Multiplier-Less Dwt Architecture |
Country | : | India |
Authors | : | Mrs. Geetha K |
: | 10.9790/2834-0161218 |
Abstract : This paper presents a VLSI design approach for a high speed and real time Discrete Wavelet Transform computing. The hardware requirement is a major concern in the computation of discrete wavelet transform. There are many multiplier-less architecture for DWT for reducing the hardware requirement. But it is observed that the approximation method for constant multiplier implementation in DWT can increases the speed and reduces the hardware requirement for the computation of Discrete Wavelet Transform.
Keywords – DWT, BBRF, Fast-convolution, Lifting.
Keywords – DWT, BBRF, Fast-convolution, Lifting.
[1] Maurizio Martina: "Multiplier-less, Folded 9/7– 5/3 Wavelet VLSI Architecture", IEEE transactions on circuits and systems ii: express briefs, vol. 54, no. 9, September 2007
[2] M Maaumoun et al, Low cost VLSI discrete wavelet transform and FIR filters architectures for very high-speed signal and image processing ," Cybernetic Intelligent Systems (CIS), 2010 IEEE 9th International Conference on,
[3] Ingrid Daubechies et al, "Factoring wavelet transforms into lifting steps", November 2007.
[4] Basant K. Mohanty: "Efficient Multiplier-less Designs for 1-D DWT using 9/7 Filters Based on Distributed Arithmetic."
[5] M. Alam et al., "Efficient distributed arithmetic based DWT architecture for multimedia applications," in Proc. IEEE Int. Workshop on SoC for Real-Time Applications, 2003, pp. 333–336.
[6] X. Cao et al., "An efficient VLSI implementation of distributed architecture for DWT," in Proc. IEEE Workshop Multimedia Signal Process., 2006, pp. 364–367.
[7] K. A. Kotteri, A. E. Bell, and J. E. Carletta, "Design of multiplier-less, high-performance, wavelet filter banks with image compression applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 3, pp. 483–494, Mar. 2004.
[8] M. Martina and G. Masera, "Low-complexity, efficient 9/7 wavelet filters VLSI implementation," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 11, pp. 1289–1293, Nov. 2006.
[9] P. Longa, A. Miri, and M. Bolic, "Modified distributed arithmetic based architecture for discrete wavelet transforms," Electronics Letters vol. 44, no. 4, Feb. 2008.
[10] Gaurav Tewari, Santu Sardar, K. A. Babu, "High-Speed & Memory Efficient 2-D DWT on Xilinx Spartan3A DSP using scalable Polyphase Structure with DA for JPEG2000 Standard," IEEE, 2011.
[2] M Maaumoun et al, Low cost VLSI discrete wavelet transform and FIR filters architectures for very high-speed signal and image processing ," Cybernetic Intelligent Systems (CIS), 2010 IEEE 9th International Conference on,
[3] Ingrid Daubechies et al, "Factoring wavelet transforms into lifting steps", November 2007.
[4] Basant K. Mohanty: "Efficient Multiplier-less Designs for 1-D DWT using 9/7 Filters Based on Distributed Arithmetic."
[5] M. Alam et al., "Efficient distributed arithmetic based DWT architecture for multimedia applications," in Proc. IEEE Int. Workshop on SoC for Real-Time Applications, 2003, pp. 333–336.
[6] X. Cao et al., "An efficient VLSI implementation of distributed architecture for DWT," in Proc. IEEE Workshop Multimedia Signal Process., 2006, pp. 364–367.
[7] K. A. Kotteri, A. E. Bell, and J. E. Carletta, "Design of multiplier-less, high-performance, wavelet filter banks with image compression applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 3, pp. 483–494, Mar. 2004.
[8] M. Martina and G. Masera, "Low-complexity, efficient 9/7 wavelet filters VLSI implementation," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 11, pp. 1289–1293, Nov. 2006.
[9] P. Longa, A. Miri, and M. Bolic, "Modified distributed arithmetic based architecture for discrete wavelet transforms," Electronics Letters vol. 44, no. 4, Feb. 2008.
[10] Gaurav Tewari, Santu Sardar, K. A. Babu, "High-Speed & Memory Efficient 2-D DWT on Xilinx Spartan3A DSP using scalable Polyphase Structure with DA for JPEG2000 Standard," IEEE, 2011.
- Citation
- Abstract
- Reference
- Full PDF
Abstract: This paper proposes the rectangular microstrip patch antenna suitable to operate in different frequency bands. The rectangular microstrip patch antenna is designed and simulated using IE3D simulation software. The result obtained shows that the designed antenna is suitable for operation in four different frequency bands with bandwidth of 6.90%, 2.33%, 12.02% and 2.74% .The resonating behavior in different frequency bands makes this antenna structure suitable for different types of applications with an antenna gain of 5.509dBi and antenna efficiency of 89%.
Keywords: Ground Plane, Microstrip Antenna, Patch Antenna, Probe Feed, Quad Band.
Keywords: Ground Plane, Microstrip Antenna, Patch Antenna, Probe Feed, Quad Band.
[1] David M. Pozar, "Microstrip Antennas", Proceedings Of The IEEE, Vol. 80, No 1, p.p. 79-91, January 1992.
[2] Dalia Nashaat, Hala A. Elsadek, Esamt Abdallah, Hadia Elhenawy, and Magdy Iskander, "Ultra-wideband Co-planar Boat Microstrip Patch Antenna with Modified Ground Plane by Using Electromagnetic Band Gap Structure (EBG) for Wireless Communication", PIERS Proceedings, Moscow, Russia, p.p. 1052-1056, August 18-21, 2009.
[3] B.K. Ang and B.-K. Chung, "A Wideband E-Shaped Microstrip Patch Antenna For 5–6 Ghz Wireless Communications", Progress In Electromagnetics Research, PIER 75, p.p. 397–407, 2007. [4] Moghe, P. , Singhal, P.K., "Design Of A Single Layer L-Shaped Microstrip Patch Antenna", Emerging Trends in Electronic and Photonic Devices and Systems, 2009. ELECTRO '09. p.p. 307-309, 22-24 Dec. 2009.
[5] M. Jamshidifar, J. Nourinia, Ch. Ghobadi, and F. Arazm, "Wideband Fractal Butterfly Patch Antenna", Iranian Journal Of Electrical And Computer Engineering, Vol. 7, No. 2, p.p. 134-136, Summer-fall 2008.
[6] Vinod K. Singh, Zakir Ali, "Dual Band U-Shaped Microstrip Antenna For Wireless Communication", International Journal of Engineering Science and Technology, Vol. 2(6), p.p. 1623-1628, 2010.
[7] Ravi Kant, D.C.Dhubkarya, "Design and Analysis of H-Shape Microstrip Patch Antenna", Global Journal of Researches in Engineering, Vol. 10 Issue 6 (Ver 1.0), p.p. 26-29, November 2010.
[8] Mamdouh Gouda, Mohammed Y. M. Yousef, "A Novel Ultra Wide Band Yagi Microstrip Antenna For Wireless Applications", Journal of Theoretical and Applied Information Technology, p.p. 28-34, 2005 - 2010 JATIT and LLS.
[9] L. Lolit Kumar Singh, Bhaskar Gupta, Partha P Sarkar, "Compact Circularly Polarized Microstrip Antenna with Slits on both Patch and Ground Plane", IJECT Vol. 2, Issue 4, p.p. 77-80, ISSN : 2230-7109 (Online), ISSN : 2230-9543 (Print) Oct. - Dec. 2011.
[10] Tiwari, H. Kartikeyan, M.V., "Design Studies Of Stacked U-Slot Microstrip Patch Antenna For Dual Band Operation", Infrared Millimeter and Terahertz Waves (IRMMW-THz), 35th International Conference, p.p. 1 – 2, 5-10 Sept. 2010.
[2] Dalia Nashaat, Hala A. Elsadek, Esamt Abdallah, Hadia Elhenawy, and Magdy Iskander, "Ultra-wideband Co-planar Boat Microstrip Patch Antenna with Modified Ground Plane by Using Electromagnetic Band Gap Structure (EBG) for Wireless Communication", PIERS Proceedings, Moscow, Russia, p.p. 1052-1056, August 18-21, 2009.
[3] B.K. Ang and B.-K. Chung, "A Wideband E-Shaped Microstrip Patch Antenna For 5–6 Ghz Wireless Communications", Progress In Electromagnetics Research, PIER 75, p.p. 397–407, 2007. [4] Moghe, P. , Singhal, P.K., "Design Of A Single Layer L-Shaped Microstrip Patch Antenna", Emerging Trends in Electronic and Photonic Devices and Systems, 2009. ELECTRO '09. p.p. 307-309, 22-24 Dec. 2009.
[5] M. Jamshidifar, J. Nourinia, Ch. Ghobadi, and F. Arazm, "Wideband Fractal Butterfly Patch Antenna", Iranian Journal Of Electrical And Computer Engineering, Vol. 7, No. 2, p.p. 134-136, Summer-fall 2008.
[6] Vinod K. Singh, Zakir Ali, "Dual Band U-Shaped Microstrip Antenna For Wireless Communication", International Journal of Engineering Science and Technology, Vol. 2(6), p.p. 1623-1628, 2010.
[7] Ravi Kant, D.C.Dhubkarya, "Design and Analysis of H-Shape Microstrip Patch Antenna", Global Journal of Researches in Engineering, Vol. 10 Issue 6 (Ver 1.0), p.p. 26-29, November 2010.
[8] Mamdouh Gouda, Mohammed Y. M. Yousef, "A Novel Ultra Wide Band Yagi Microstrip Antenna For Wireless Applications", Journal of Theoretical and Applied Information Technology, p.p. 28-34, 2005 - 2010 JATIT and LLS.
[9] L. Lolit Kumar Singh, Bhaskar Gupta, Partha P Sarkar, "Compact Circularly Polarized Microstrip Antenna with Slits on both Patch and Ground Plane", IJECT Vol. 2, Issue 4, p.p. 77-80, ISSN : 2230-7109 (Online), ISSN : 2230-9543 (Print) Oct. - Dec. 2011.
[10] Tiwari, H. Kartikeyan, M.V., "Design Studies Of Stacked U-Slot Microstrip Patch Antenna For Dual Band Operation", Infrared Millimeter and Terahertz Waves (IRMMW-THz), 35th International Conference, p.p. 1 – 2, 5-10 Sept. 2010.
- Citation
- Abstract
- Reference
- Full PDF
Abstract- Along with information technology of flourishing, the popularization rate of wireless communication equipment is higher. However, WiMAX is the one of new broadband wireless technologies. The performance of mobile WiMAX system is highly dependent on channel assignment scheme because frequency spectrum is finite in wireless communication systems. There are two exist channel assignment scheme in WiMAX namely No Prioritized Scheme (NPS) and Reserved Channel Scheme (RCS). In this paper propose new channel assignment scheme namely Temporal Reserved Channel Scheme (TRCS) for improve performance of channel assignment scheme in WiMAX. Performance of channel assignment scheme in WiMAX depend on four probabilities such as Blocking Probability (𝑝𝑏 ), Handover Failure (𝑝ℎ ), Forced Termination Probability (𝑝𝑓𝑡) and Probability of Not Completed Calls (𝑝𝑛𝑐).
Keywords- WiMAX, NPS, RCS, TRCS, Channel assignment scheme, 𝑝𝑏 , 𝑝ℎ , 𝑝𝑓𝑡,𝑝𝑛𝑐 .
Keywords- WiMAX, NPS, RCS, TRCS, Channel assignment scheme, 𝑝𝑏 , 𝑝ℎ , 𝑝𝑓𝑡,𝑝𝑛𝑐 .
[1] Frank Ohrtman, "WiMAX Handbook-Building 802-16 wireless network"
[2] http://www.intel.com/netcomms/technologies/WiMAX
[3] Ajay R. Mishra, "Cellular Network Planning and Optimisation 2G/2.5G/3G…Evolution to 4G"
[4] Muhammad Rehan Usman ,Johar Iqbal Fahad Razzaq This thesis is presented as part of Degree of Master of Science in Electrical Engineering Blekinge Institute of Technology November 2009.
[5] WiLAN WiMAX Networks,[online].Available:http://www.conniq.com/WiMAX/handoff.html [Accessed Nov.15.2009
[6] Noman Shabbir, Hasnain Kashif Radio Resource Management in WiMAX: RF Planning in WiMAX, Chapter 3, LAP Lambert cademic Publishing.
[7] Syed Ahson and Mohammad Ilyas, "WiMAX Technologies Performance Analysis, and QoS".
[8] IEEE standard for local and metropolitan area networks part 16: Air interface for fixed broadband wireless access systems. IEEE
sTD 802.16TM-2004, Tech. Rep, 2004.
[9] Chapter 08: Channel Allocation, [Online]. Available: www.cs.purdue.edu/homes/bb/cs690b/Chapt-08.ppt [Accessed] Nov 16.2009].
[10] L. O. Guerrero, A. H. Aghvami, "A Prioritized Handoff Dynamic Channel Allocation Strategy for PCS," IEEE Transactions on Vehicular Technology, Volume 48, No. 4.
[11] B. Han, W. Jia and L. Lin, "Performance evaluation of scheduling in IEEE 802.16 based wireless mesh networks," Computer
Communications, 30(4), 2007, pp. 782-792.
[12] K. Vinay, N. Sreenivasulu, D. Jayaram and D. Das, "Performance evaluation of end-to-end delay by hybrid scheduling algorithm forQoS in IEEE 802.16 network," Proceedings of the IFIP International Conference on Wireless and Optical Communications Networks,006, pp. 1-5.
[13] S.C. Wang, K.Q. Yan and C.H. Wang, "A Channel Allocation based WiMAX Topology".
[2] http://www.intel.com/netcomms/technologies/WiMAX
[3] Ajay R. Mishra, "Cellular Network Planning and Optimisation 2G/2.5G/3G…Evolution to 4G"
[4] Muhammad Rehan Usman ,Johar Iqbal Fahad Razzaq This thesis is presented as part of Degree of Master of Science in Electrical Engineering Blekinge Institute of Technology November 2009.
[5] WiLAN WiMAX Networks,[online].Available:http://www.conniq.com/WiMAX/handoff.html [Accessed Nov.15.2009
[6] Noman Shabbir, Hasnain Kashif Radio Resource Management in WiMAX: RF Planning in WiMAX, Chapter 3, LAP Lambert cademic Publishing.
[7] Syed Ahson and Mohammad Ilyas, "WiMAX Technologies Performance Analysis, and QoS".
[8] IEEE standard for local and metropolitan area networks part 16: Air interface for fixed broadband wireless access systems. IEEE
sTD 802.16TM-2004, Tech. Rep, 2004.
[9] Chapter 08: Channel Allocation, [Online]. Available: www.cs.purdue.edu/homes/bb/cs690b/Chapt-08.ppt [Accessed] Nov 16.2009].
[10] L. O. Guerrero, A. H. Aghvami, "A Prioritized Handoff Dynamic Channel Allocation Strategy for PCS," IEEE Transactions on Vehicular Technology, Volume 48, No. 4.
[11] B. Han, W. Jia and L. Lin, "Performance evaluation of scheduling in IEEE 802.16 based wireless mesh networks," Computer
Communications, 30(4), 2007, pp. 782-792.
[12] K. Vinay, N. Sreenivasulu, D. Jayaram and D. Das, "Performance evaluation of end-to-end delay by hybrid scheduling algorithm forQoS in IEEE 802.16 network," Proceedings of the IFIP International Conference on Wireless and Optical Communications Networks,006, pp. 1-5.
[13] S.C. Wang, K.Q. Yan and C.H. Wang, "A Channel Allocation based WiMAX Topology".
- Citation
- Abstract
- Reference
- Full PDF
Abstract: Microprocessors speeds have been increasing faster than speed of off-chip memory. When multi processors are used in the system design, more processors require more accesses to memory. Thus it raises a 'wall' between processor and memory. Accessing off-chip memory takes an order of magnitude more time than accessing an on-chip cache, two orders of magnitude more time than executing an instruction. Cache compression presents the challenge that the processor speed has to be improved but it should not substantially increase the total chip's power consumption. This Cellular Automata (CA) based pattern matching architecture has number of novel features tailored for the application. The compression is based on pattern matching and dictionary matching and if the pattern matches, the dictionary matching has to be bypassed. The compressor is composed of Pattern matching and Priority Unit. In this paper modified Priority unit is proposed. By this method the speed and the power can be improved without affecting the performance of system cache.
Keywords: Cellular Automata (CA), Dictionary Matching (DM), Pattern matching (PM), Priority Selection Unit (PSU).
Keywords: Cellular Automata (CA), Dictionary Matching (DM), Pattern matching (PM), Priority Selection Unit (PSU).
[1]. A.Deepa, M.Nisha Angeline and C.N. Marimuthu, " P-Match: A Microprocessor Cache Compresion Algorithm", 2nd International Conference on Intelligent Information Systems and Management (IISM'11), July 14- 16, P.No.98, 2011.
[2]. Xi Chen, Lei Yang, Robert P. Dick (2010) "C-Pack: A High – performance Microprocessor Cache Compression Algorithm
[3]. A. Alameldeen and D. A. Wood, (2004) "Frequent pattern compression: A significance-based compression scheme for 12 caches," Dept. Comp. Scie. , Univ. Wisconsin-Madison, Tech. Rep. 1500.
[4]. E.G.Hallnor and S.K.Reinhardt, (2004) "A compressed memory hierarchy using an indirect index cache," in Proc. Workshop Memory Performance Issues, pp. 9–15.
[5]. J.-S. Lee et al., (1999) "Design and evaluation of a selective compressed memory system," in Proc. Int. Conf. Computer Design, pp. 1
[6]. J. L. Nunez and S. Jones, "Gbit/s lossless data compression hardware," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 3, pp.499–510, Jun. 2003
[7]. P. Pujara and A. Aggarwal, (2005) "Restrictive compression techniques to increase level 1 cache capacity," in Proc. Int. Conf. Computer Design, pp. 327–333.
[2]. Xi Chen, Lei Yang, Robert P. Dick (2010) "C-Pack: A High – performance Microprocessor Cache Compression Algorithm
[3]. A. Alameldeen and D. A. Wood, (2004) "Frequent pattern compression: A significance-based compression scheme for 12 caches," Dept. Comp. Scie. , Univ. Wisconsin-Madison, Tech. Rep. 1500.
[4]. E.G.Hallnor and S.K.Reinhardt, (2004) "A compressed memory hierarchy using an indirect index cache," in Proc. Workshop Memory Performance Issues, pp. 9–15.
[5]. J.-S. Lee et al., (1999) "Design and evaluation of a selective compressed memory system," in Proc. Int. Conf. Computer Design, pp. 1
[6]. J. L. Nunez and S. Jones, "Gbit/s lossless data compression hardware," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 3, pp.499–510, Jun. 2003
[7]. P. Pujara and A. Aggarwal, (2005) "Restrictive compression techniques to increase level 1 cache capacity," in Proc. Int. Conf. Computer Design, pp. 327–333.
- Citation
- Abstract
- Reference
- Full PDF
Obstract: This paper work is a wireless microsensor based dual inductor antenna for sensing the blood activity in artery system. A device that has inductor length is taken 20-mm and diameter of inductor is 3.5-mm and viscosity of blood is vary from 2*10-3 to 4*10-3 (pa.s).The equivalent of inductor coil here as LC tank that will help to find blood pressure and flow rate of the blood in the artery system.
Keywords: Stentenna,MEMS,LC tank
Keywords: Stentenna,MEMS,LC tank
[1] Abby Jones, Oliver Pratt, "Physical Principles of Intra Arterial blood pressure measurement".Salford UK 2009.
[2] E Seidel, BM Eicke, "Reference values for vertebral Artery flow valume by duplex sonography in young and Elderly adults".American heart association 2012.
[3] Kenichi Takahata, Andrew dehennis "Stentenna : A microwmachined antenna stent for wireless monitoring of implantable microsensors" Ann Arbor,USA 2003.
[4] Andrew Dehennis and Kensall D.Wise "A double sided single chip wireless pressure sensor" The university of michigam 2002.
[5] Eun-Chul Park, jun-Bo Yoon "Hermetically sealed inductor-capacitor (LC) resonator for remote pressure monitoring" Japanese journal of applied physics 1998.
[6] Willliam F Weitzel, Casey L Cotant, Zhijie Wen "Analysis of novel geometry-independent method for dialysis access pressure-flow monitoring" USA 2008.
[7] J.W Trevan "The viscosity of blood"
[2] E Seidel, BM Eicke, "Reference values for vertebral Artery flow valume by duplex sonography in young and Elderly adults".American heart association 2012.
[3] Kenichi Takahata, Andrew dehennis "Stentenna : A microwmachined antenna stent for wireless monitoring of implantable microsensors" Ann Arbor,USA 2003.
[4] Andrew Dehennis and Kensall D.Wise "A double sided single chip wireless pressure sensor" The university of michigam 2002.
[5] Eun-Chul Park, jun-Bo Yoon "Hermetically sealed inductor-capacitor (LC) resonator for remote pressure monitoring" Japanese journal of applied physics 1998.
[6] Willliam F Weitzel, Casey L Cotant, Zhijie Wen "Analysis of novel geometry-independent method for dialysis access pressure-flow monitoring" USA 2008.
[7] J.W Trevan "The viscosity of blood"
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | Design Of A Low Voltage,Low Drop-Out (Ldo) Voltage Cmos Regulator |
Country | : | India |
Authors | : | Chaithra T S || Ashwini |
: | 10.9790/2834-0164045 |
Abstract: In this paper a low voltage, low drop-out (LDO) voltage regulator design procedure is proposed and
implemented using 0.25 micron CMOS process. It discusses a 3 to 5V, 50mA CMOS low drop-out linear voltage
regulator with a single compensation capacitor of 1pF. The experimental results show that the maximum output
load current is 50mA and the regulated output voltage is 2.8V.The regulator provides a full load transient
response with less than 5mV overshoots and undershoots. The active layout area is 358.28um × 243.30um.
Index Terms: low drop-out, low-voltage regulators, CMOS, linear regulator, power supply circuits, regulators.
Index Terms: low drop-out, low-voltage regulators, CMOS, linear regulator, power supply circuits, regulators.
[1] Mohammad Al-Shyoukh, Hoi Lee, and Raul Perez "A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator" IEEE journal of solid-state circuits, vol. 42, no. 8, august 2007.
[2] G.A. Rincon-Mora and P.E. Allen, "A Low-Voltage, Low Quiescent Current, Low Drop-Out Regulator," IEEE Journal of Solid-State Circuits, vol. 33, pp.36-44, Jan. 1998.
[3] Ka Nang Leung, Philip K. T. Mok and Sai Kit Lau "A Low-Voltage CMOS Low-Dropout Regulator With Enhanced Loop Response" 2004, IEEE.
[4] Gabriel A. Rincon-Mora" Optimized Frequency-Shaping Circuit Topologies for LDO's", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 6, pp. 703–708, Jun. 1998.
[5] G.A. Rincon-Mora and P.E. Allen, "Study and Design of Low Drop-Out Regulators," 1996.
[6] C. Simpson, "Linear Regulators: Theory of Operation and Compensation," National Semiconductor Application Note 1148s, pp.1-12, May, 2000.
[7] C. Simpson, "A User's Guide to Compensating Low-Dropout Regulators," National Semiconductor Power Management Applications, pp.1-14.
[8] T.Kugelstadt, "Fundamental Theory of PMOS Low-dropout Voltage Regulator," Texas Instruments Application Report, Apr. 1999.
[9] B.S. Lee, "Technical Review of Low Dropout Voltage. Regulator Operation and Performance," Texas Instruments Application Report, pp.1-25, Aug. 1999.
[2] G.A. Rincon-Mora and P.E. Allen, "A Low-Voltage, Low Quiescent Current, Low Drop-Out Regulator," IEEE Journal of Solid-State Circuits, vol. 33, pp.36-44, Jan. 1998.
[3] Ka Nang Leung, Philip K. T. Mok and Sai Kit Lau "A Low-Voltage CMOS Low-Dropout Regulator With Enhanced Loop Response" 2004, IEEE.
[4] Gabriel A. Rincon-Mora" Optimized Frequency-Shaping Circuit Topologies for LDO's", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 6, pp. 703–708, Jun. 1998.
[5] G.A. Rincon-Mora and P.E. Allen, "Study and Design of Low Drop-Out Regulators," 1996.
[6] C. Simpson, "Linear Regulators: Theory of Operation and Compensation," National Semiconductor Application Note 1148s, pp.1-12, May, 2000.
[7] C. Simpson, "A User's Guide to Compensating Low-Dropout Regulators," National Semiconductor Power Management Applications, pp.1-14.
[8] T.Kugelstadt, "Fundamental Theory of PMOS Low-dropout Voltage Regulator," Texas Instruments Application Report, Apr. 1999.
[9] B.S. Lee, "Technical Review of Low Dropout Voltage. Regulator Operation and Performance," Texas Instruments Application Report, pp.1-25, Aug. 1999.
- Citation
- Abstract
- Reference
- Full PDF
Paper Type | : | Research Paper |
Title | : | Lateral I - Mos (Impact – Ionization) Transistor |
Country | : | India |
Authors | : | Sudha Yadav, Dr. Pukhraj Vaya |
: | 10.9790/2834-0164648 |
Abstract: One of the "fundamental" problems in the continued scaling of MOSFETs is the 60 mV/decade room temperature limit in sub-threshold slope. Therefore initial studies on a new kind of transistor, the I-MOS. is done. The I - MOS uses modulation of the breakdown voltage of a gated p - i - n structure in order to switch from the OFF to the ON state and vice versa. Since impact-ionization is an abrupt function of the electric field (or the carrier energy), simulations show that the device has a sub-threshold slope much lower than the above mentioned. This TCAD Sentaurus project simulates the electrical characteristics of an n-channel impact ionization metal–oxide–semiconductor (n-IMOS) transistor. The Id–Vg characteristics of a two dimensional (2D) n-IMOS structure are simulated. The Id–Vg characteristics are simulated for drain biases of 0 V and 1.1 V. In addition, various electrical parameters such as the breakdown voltage, the threshold voltage, the sub-threshold slope, and the on-current and off-current are extracted.
Keywords - I-MOS,p-i-n structure,sub-threshold,threshold voltage,on current,off current
Keywords - I-MOS,p-i-n structure,sub-threshold,threshold voltage,on current,off current
Journal Paper
[1] Hiroshi Iwai, ―Nano-CMOS Technology for next fifteen years‖, The IEEE TENCON Nanoscale CMOS Technology, pp.9,Nov.14-17,Hong Kong, 2006.
[2] Gopalakrishnan K. ―I-MOS: A Novel Semiconductor Device with a Sub-threshold Slope lower than kT/q‖, IEEE Int.Electron Device(IEDM) Tech. Dig., pp. 289-292, 2002.
[3] W.Y. Choi, ―70-nm Impact- Ionization Metal-Oxide Semiconductor (I-MOS) Devices Integrated with Tunneling Field-Effect Transistors(TFETs)‖, IEDM 2005:975-8
[4] W.Y. Choi, et al., ―Tunneling Field-Effect Transistor (TFETs) With Sub-threshold Swing (SS) Less Than 60mV/dec‖, IEEE Elec. Dev.Lett., vol. 28, no. 8, 2007, pp. 743-745.
[5] F. Mayer, et al.,‖Impact of SOI, Si1-xGexOI and GeOI substrates on CMOS compatible Tunnel FET performance‖, Proc. of IEDM, 2008,pp. 163-166.
[6] E.-H. Toh, "Performance enhancement of n-channel impact ionization MOS (I-MOS) transistor by strain engineering," Applied Physics Letters, vol. 90, no. 2, 023505, Jan. 2007.
[7] F. Mayer et al., ―Static and Dynamic TCAD Analysis of IMOS Performance: From the Single Device to the Circuit,‖ IEEE Transactions on Electron Devices,vol. 53, no. 8, pp. 1852–1857, 2006.
[8] E.-H. Toh et al., ―Device Physics and Performance Optimization of Impact-Ionization Metal–Oxide–Semiconductor Transistors formed using a Double-Spacer Fabrication Process,‖ Japanese Journal of Applied Physics, vol. 47, no. 4, pp. 3077–3080, 2008.
[9] K. Gopalakrishnan, P. B. Griffin, and J. D. Plummer,―Impact Ionization MOS (I-MOS)—Part I: Device and Circuit Simulations,‖ IEEE Transactions on ElectronDevices, vol. 52, no. 1, pp. 69–76, 2005.
[10] W. Y. Choi et al., ―A Novel Biasing Scheme for IMOS (Impact-Ionization MOS) Devices,‖ IEEE Transactions on Nanotechnology, vol. 4, no. 3,pp. 322–325, 2005.
[11] Introducing the 45nm Next-Generation Intel®Core™Microarchitecture, Intel.
[12] Rainer Kraus, ―Investigation of the Vertical IMOS transisitor by Device simulation‖, ULIS 2009, Aachen, Deutschland
[13] U. Abelein, ―A Novel Vertical Impact Ionisation MOSFET (I-MOS)Concept‖, Proc. 25th International Conf. Microelectronics, pp. 127-129, 2006.
[1] Hiroshi Iwai, ―Nano-CMOS Technology for next fifteen years‖, The IEEE TENCON Nanoscale CMOS Technology, pp.9,Nov.14-17,Hong Kong, 2006.
[2] Gopalakrishnan K. ―I-MOS: A Novel Semiconductor Device with a Sub-threshold Slope lower than kT/q‖, IEEE Int.Electron Device(IEDM) Tech. Dig., pp. 289-292, 2002.
[3] W.Y. Choi, ―70-nm Impact- Ionization Metal-Oxide Semiconductor (I-MOS) Devices Integrated with Tunneling Field-Effect Transistors(TFETs)‖, IEDM 2005:975-8
[4] W.Y. Choi, et al., ―Tunneling Field-Effect Transistor (TFETs) With Sub-threshold Swing (SS) Less Than 60mV/dec‖, IEEE Elec. Dev.Lett., vol. 28, no. 8, 2007, pp. 743-745.
[5] F. Mayer, et al.,‖Impact of SOI, Si1-xGexOI and GeOI substrates on CMOS compatible Tunnel FET performance‖, Proc. of IEDM, 2008,pp. 163-166.
[6] E.-H. Toh, "Performance enhancement of n-channel impact ionization MOS (I-MOS) transistor by strain engineering," Applied Physics Letters, vol. 90, no. 2, 023505, Jan. 2007.
[7] F. Mayer et al., ―Static and Dynamic TCAD Analysis of IMOS Performance: From the Single Device to the Circuit,‖ IEEE Transactions on Electron Devices,vol. 53, no. 8, pp. 1852–1857, 2006.
[8] E.-H. Toh et al., ―Device Physics and Performance Optimization of Impact-Ionization Metal–Oxide–Semiconductor Transistors formed using a Double-Spacer Fabrication Process,‖ Japanese Journal of Applied Physics, vol. 47, no. 4, pp. 3077–3080, 2008.
[9] K. Gopalakrishnan, P. B. Griffin, and J. D. Plummer,―Impact Ionization MOS (I-MOS)—Part I: Device and Circuit Simulations,‖ IEEE Transactions on ElectronDevices, vol. 52, no. 1, pp. 69–76, 2005.
[10] W. Y. Choi et al., ―A Novel Biasing Scheme for IMOS (Impact-Ionization MOS) Devices,‖ IEEE Transactions on Nanotechnology, vol. 4, no. 3,pp. 322–325, 2005.
[11] Introducing the 45nm Next-Generation Intel®Core™Microarchitecture, Intel.
[12] Rainer Kraus, ―Investigation of the Vertical IMOS transisitor by Device simulation‖, ULIS 2009, Aachen, Deutschland
[13] U. Abelein, ―A Novel Vertical Impact Ionisation MOSFET (I-MOS)Concept‖, Proc. 25th International Conf. Microelectronics, pp. 127-129, 2006.