Abstract: data at different stages. But the most important problem is huge power utilization due to switching activity and increase in clock period that is Timing Latency; causes the performance of data path in digital design is decreased. The existing works implement various Flipflop topology in data path structure design such as conventional Transmission Gate Based Master Slave Filpflop (TGMS FF), Write Port Master Slave Flip-flop (WPMS) and Clocked Complementary Metal Oxide Semiconductor (C2MOS). In WPMS method, area is minimized but delay is increased. In C2MOS technique Power consumption and delay is reduced, but there is a definite scope to reduce Power, area and delay. In this paper a Modified Clocked Complementary Metal Oxide Semiconductor Latch (mC2MOS Latch) is proposed and delay, power is again reduced up to 60% and the area of the circuit is also reduced while comparing with previous methods.
Index Terms: Circuit enhancement, flip-flops (FFs), high-speed, logical effort, master–slave, transmission-gate.
[1] ElioConsoli, Gaetano Palumbo, Fellow, ―Reconsidering High speed Design Criteria For Transmission-Gate-Based Master-Slave Flip-Flops‖ IEEE VLSI system., vol., 20, No.2,Feb 2012.
[2] Alioto.M, Consoli.E, and Palumbo.G, "General strategies to design nanometer flip-flops in the energy-delay space," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 7, pp. 1583–1596, Jul. 2010.
[3] Alioto.M, Consoli.E, and Palumbo.G, ―Flip-flop energy/performance versus clock slope and impact on the clock network design,‖ IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 6, pp. 1273–1286, Jun. 2010.
[4] Morgenshtein.A, Friedman.E, Ginosar.R, and Kolodny.A, ―Unified logical effort—A method for delay evaluation and minimization in logic paths with RC interconnect,‖ IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol. 18, no. 5, pp. 689–696, May 2010.
[5] Giacomotto.C, Nedovic.N, and Oklobdzija.V, ―The effect of the system specification on the optimal selection of clocked storage elements,‖ IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1392–1404, Jun. 2007.
[6] Weste.N and Harris.D, "CMOS VLSI Design: A Circuits and System Perspective‖, 3rd ed. Reading, MA: Addison-Wesley, 2004. [7] Oklobdzija.V, "Clocking and clocked storage elements in a multi-GigaHertz environment," IBM J. Res. Devel., vol. 47, no. 5/6, pp. 567–583, Sept./Nov. 2003.
[8] Markovic.D, Nikolic.B, and Brodersen.R, "Analysis and design of low-energy flip-flops," in Proc. ISLPED, Aug. 2001, pp. 52–55. [9] Partovi.H, "Clocked Storage Elements," in Design of High-Performance Microprocessor Circuits. New York: IEEE Press, 2001, pp. 207–234.
[10] Ko.U and Balsara.P, "High-performance energy-efficient D-flip-flop circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, no. 1, pp. 94–98, Feb. 2000.