iosr-JECE   Volume-20 ~ Issue-1 ~ Jan. - Feb. 2025

Abstract: An enhanced Phase Frequency Detector (PFD) and Voltage-Controlled Oscillator (VCO) are designed to improve performance in frequency synthesis and clock generation. The PFD achieves reduced dead zone, faster response times, and lower power consumption, ensuring greater accuracy and efficiency in phase detection. The VCO offers a wide tuning range, low phase noise, and high sensitivity, all while maintaining a low power profile, making it suitable for high-frequency applications. Designed and evaluated using Cadence EDA tools, the performance of these components is validated through simulations and experiments, demonstrating their suitability for integration into advanced communication and signal processing systems.

Keyword: DPLL, FPGA, Cadence, frequency synthesis, clock generation

[1] Yi Fei Wang, Student Member, Ieee, And Yun Wei Li, Member, Ieee, "Analysis And Digital Implementation Of Cascaded Delayed-Signal-Cancellation Pll", Ieee Transactions On Power Electronics, Vol. 26, No. 4, April 2011.
[2] Poonam Sachdeva, Ankita Aggarwal, "Design Of Cmos Ring Vco For Pll Based Frequency Synthesizer", Issn 2319 – 2518 Vol. 5, No. 3, July.
[3] Abdul Majeed K Ka, Binsu J Kailatha, "A Novel Phase Frequency Detector For A High Frequency Pll Design" , International Conference On Design And Manufacturing, Icondm 2013.
[4] Ayman Ei Sayed, Akbar Ali, M.I. Elmasry, "Differential Pll For Wireless Applications Using Differential Cmos Lc-Vco And Differential Charge Pump", San Diego, Ca, Usa.
[5] Abdul Majeed K Ka, Binsu J Kailatha, "Low Power, High Frequency, Free Dead Zone Pfd For A Pll Design", Ieee Journal Of, Vol.37, No.10, Pp.1331,1334, Oct 2002.