ABSTRACT:Implementation of Encryption Standard system (AES) by efficient code optimization and partial reconfiguration techniques has been presented in this paper. 128 bit block size and cipher key have been used for this AES implementation. Rijndael algorithm which is also referred as AES is mainly used for ensuring transmission channels security. Xilinx design tool 13.3 and Xilinx project navigator tools are used for synthesis and simulation purpose.For coding of the design, VHDL language has been used. Pipelined design has been implemented on Virtex 6 FPGA device and a throughput of 49.3Gbits/s is achieved with the frequency of 384.793 MHz
Keywords:pipelined design, AES, FPGA, throughput
[1]. Peter J. Ashenden, “The Designer’s guide to VHDL”,2 nd Edition ,San Francisco, CA, Morgan Kaufmann, 2002.
[2]. FIPS 197, “Advanced Encryption Standard (AES)”, No vember 26, 2001.
[3]. A.J. Elbirt et al.,”An FPGA implementation and Performance Evaluatio n of the AES block cipher Candidate Algorithm Finalists”, The Third Advanced Encryption Standard (AES3) Candidate Conference New York,USA,2000.
[4]. Nation Institute of Standards and Technology (NIST), Data Encryption Standard (DES), National Technical Information Service, Sprinfield, VA 22161, Oct. 1999
[5]. A J. Daemen and V. Rijmen , “AES Proposal: Rijndae l”, AES Algorithm Submission, September 3, 1999
