ABSTRACT: High performance analog to digital converters (ADC), memory sense amplifiers, and Radio Frequency identification applications, data receivers with less area and power efficient designs has attracted a broad range of dynamic comparators.SAR-ADC is best suited for low power applications where power has a trade-off with speed.Comparator is one of the core components of SAR-ADC that introduces error voltage due to mismatch and consumes large power................
Keywords: Analog to digital converters (ADC), CMOS, Dynamic latch comparator, memory sense amplifiers, Radio frequency identification
[1] Heung Jun Jeon and Yong-Bin Kim, "A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator", Analog IntegratedCircuits and Signal Processing, vol. 70, no.3, pp. 337-346, March 2012.
[2] Pelgrom, M. J. M., Duinmaijer, A. C. J., &Weblbers, A. P. G. (1995), "Matchinproperties of MOS transistors", IEEE Journal of Solid- State Circuits, 24(10), 1433–1439.
[3] He, J., Sanyi, Z., Chen, D., & Geiger, R. L. (2009), "Analysis of staticanddynamicrandomoffsetvoltagesindynamiccomparators", IEEE Transactions on Circuits and Systems I: Regular Papers, 56, 911–919.
[4] Nikoozadeh,A,&Murmann, B. (2006), "An analysis of latch comparator offset due to load capacitor mismatch", IEEE Transactions on Circuits and Systems Part II: Express Briefs, 53(12), 1398–1402.
[5] Miyahara, M., et al. (2009),"A low-offset latched comparator using zero-static power dynamic offset cancellation technique", In IEEE A-SSCC, Taiwan, pp. 233–236.