ABSTRACT: This paper presents the performance analysis between two different Phase Frequency Detector approaches with Charge Pump. The Phase Frequency Detector (PFD) is an important building block of phase locked loop (PLL). The conventional and modified architecture of phase frequency detector with charge pump are compared in terms of area and power consumption. The phase frequency detector and charge pump are designed and simulated using Cadence tool in GPDK 180nm technology. The modified phase frequency detector has either UP or DOWN signals at a time. The conventional PFD also has one output either UP or DOWN at a time. The charge pump varies VCONTROL voltage according to the UP or DOWN signal which in turn controls frequency of voltage controlled oscillator (VCO).
Keywords: Charge Pump, Loop Filter, PFD, PLL, VCO.
[1]. Md Monirul Islam; Ankit Shivhare, "The design of a low power floating gate based phase frequency detector and charge pump implementation," International Journal of VLSI design & Communication Systems (VLSICS), Vol.4, No.2, April 2013.
[2]. Kailuke, A.C.; Agrawal, P.; Kshirsagar, R.V., "Design of Phase Frequency Detector and Charge Pump for Low Voltage High Frequency PLL," Electronic Systems, Signal Processing and Computing Technologies (ICESC), 2014 International Conference on , vol., no., pp.74,78, 9-11 Jan. 2014
[3]. Majeed, K.K.A.; Kailath, B.J., "Low power, high frequency, free dead zone PFD for a PLL design," Faible Tension Faible Consommation (FTFC), 2013 IEEE , vol., no., pp.1,4, 20-21 June 2013
[4]. Sreehari, P.; Devulapalli, P.; Kewale, D.; Asbe, O.; Krishna Prasad, K.S.R., "Power optimized PLL implementation in 180nm CMOS technology," VLSI Design and Test, 18th International Symposium on , vol., no., pp.1,2, 16-18 July 2014.